Acknowledgement
This Research was supported by Seokyeong University in 2023 The EDA tool was supported by the IC Design Education Center(IDEC), Korea
References
- G. Hills et al., "Modern microprocessor built from complementary carbon nanotube transistors," Nature, vol.572, no.7771, pp. 595-602, Aug. 2019. DOI: 10.1038/s41586-019-1493-8
- Y. An et al., "Wafer-scale striped network transistors based on purified semiconducting carbon nanotubes for commercialization," Nanotechnology, vol.34, no.40, pp.405202, Jul. 2023. DOI 10.1088/1361-6528/ace36a
- L. Xiang et al., "Conformable Carbon Nanotube Thin Film Transistors on Ultrathin Flexible Substrates," IEEE Transactions on Electron Devices, vol.70, pp.3106-3111, Apr. 2023. DOI: 10.1109/TED.2023.3267751
- S. Shrestha et al., "Improving Stability of Roll-to-Roll (R2R) Gravure-Printed Carbon Nanotube-Based Thin Film Transistors via R2R Plasma-Enhanced Chemical Vapor-Deposited Silicon Nitride," Nanomaterials, vol.13, no.3, pp.559, Jan. 2023. DOI: 10.3390/nano13030559
- Z. Li, et al., "Toward the Commercialization of Carbon Nanotube Field Effect Transistor Biosensors," Biosensors, vol. 13, no. 3, Feb. 2023. DOI: 10.3390/bios13030326
- C. Fan, et al., "Monolithic Three-Dimensional Integration of Carbon Nanotube Circuits and Sensors for Smart Sensing Chips," ACS Nano, vol. 17, no.11, pp.10987-10995, May. 2023. DOI: 10.1021/acsnano.3c03190
- E. Abbasian, et al., "A High-Performance and Energy-Efficient Ternary Multiplier Using CNTFETs," Arabian Journal for Science and Engineering, Jan. 2023. DOI: 10.1109/ISVLSI.2018.00057
- S. Kareer, et al., "Metallic_CNT_Tolerant_Field_Effect_Transistor_Using_Dielectrophoresis," IEEE Open Journal of Nanotechnology, vol.4, pp. 95-101, Mar. 2023. DOI: 10.1109/OJNANO.2023.3256410
- I. Esqueda, et al., "Aligned Carbon Nanotube Synaptic Transistors for Large-Scale Neuromorphic Computing," ACS Nano, Jun. 2018. DOI: 10.1021/acsnano.8b03831
- S. Jogad, et al., "CNTFET based comparators: design, simulation and comparative analysis," Analog Integrated Circuits and Signal Processing, vol.114, pp.265-273, Feb. 2023. DOI: 10.1007/s10470-022-02119-7
- E. Esmaeili, et al., "A high-efficient imprecise discrete cosine transform block based on a novel full adder and Wallace multiplier for bioimages compression," International Journal of Circuit Theory and Applications, vol.51, pp.2942-2965, Jan. 2023. DOI: 10.1002/cta.3551
- E. Tavakkolia, et al., "Comparison and design of energy-efficient approximate multiplier schemes for image processing by CNTFET," International Journal of Electronics, pp. 1-22, Mar. 2023. DOI: 10.1080/00207217.2023.219268
- N. Patil, et al., "Design methods for misaligned and mispositioned carbon-nanotube immune circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, pp.1725-1736, Oct. 2008. DOI: 10.1109/TCAD.2008.2003278
- K. Jinkins, et al., "Aligned 2D carbon nanotube liquid crystals for wafer-scale electronics," Science Advances, vol. 7, Sep. 2021. DOI: 10.1126/sciadv.abh0640
- A. Sachdeva, et al., "A carbon nano-tube field effect transistor based stable, low-power 8T static random access memory cell with improved write access time," AEU - International Journal of Electronics and Communications, vol.162, Apr. 2023. DOI: 10.1016/j.aeue.2023.154565
- A. Sachdeva, et al., "A CNTFET Based Bit-Line Powered Stable SRAM Design for Low Power Applications," ECS Journal of Solid State Science and Technology, vol.12, no.4, Apr. 2023. DOI: 10.1149/2162-8777/accb67
- L. Soni, et al., "A Novel CNTFET Based Schmitt-Trigger Read Decoupled 12T SRAM Cell with High Speed, Low Power, and High Ion/Ioff Ratio." AEU - International Journal of Electronics and Communications, vol.167, Jul. 2023. DOI: 10.1016/j.aeue.2023.154669
- G. Cho, "A Study on the Design Method of Hybrid MOSFET-CNTFET based SRAM," Journal of IKEEE, vol.27, no.1, pp.65-77, Mar. 2023. DOI: 10.7471/ikee.2023.27.1.65
- PTM Models, http://ptm.asu.edu/
- CNFET Models, https://nano.stanford.edu/downloads/stanford-cnfet-model/stanford-cnfetmodel-hspice
- G. Cho, "Circuit-Level Simulation of a CNTFET With Unevenly Positioned CNTs by Linear Programming," IEEE Transactions on Device and Materials Reliability, vol.14, pp.234-244, Mar. 2014. DOI: 10.1109/TDMR.2013.2279154