Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지
DOI QR코드

DOI QR Code

A Study on the Design of ESD Protection Circuit for Prevention of Destruction and Efficiency of LDO Regulator

LDO 레귤레이터의 파괴방지 및 효율성을 위한 ESD 보호회로 설계에 대한 연구

  • Jeong-Min Lee (Dept. of Electronics Engineering, Dankook University) ;
  • Sang-Wook Kwon (Dept. of Electronics Engineering, Dankook University) ;
  • Seung-Hwan Baek (Dept. of Electronics Engineering, Dankook University) ;
  • Yong-Seo Koo (Dept. of Electronics Engineering, Dankook University)
  • Received : 2023.06.26
  • Accepted : 2023.08.01
  • Published : 2023.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes an LDO regulator with a built-in ESD (Electro Static Discharge) protection circuit to effectively operate and prevent destruction of the LDO (Low Drop Out) regulator according to the load current. The proposed LDO regulator can more effectively adjust the gate node voltage of the pass transistor according to the output voltage of the LDO regulator by using an additional feedback current circuit structure. In addition, it is expected to have high reliability for the ESD situation by embedding a new structure that increases the holding voltage by about 2V by reducing the current gain on the SCR loop by adding a P+ bridge to the existing ESD protection device.

본 논문에서는 부하전류에 따라 LDO(Low Drop Out) 레귤레이터의 효과적인 동작과 파괴 방지를 위해 ESD(Electro Static Discharge) 보호회로를 내장한 LDO 레귤레이터를 제안한다. 제안하는 LDO 레귤레이터는 additional feedback current 회로구조를 이용하여 LDO 레귤레이터의 출력전압에 따라 더욱 효과적으로 패스 트랜지스터의 게이트 노드 전압을 조절할 수 있다. 또한 기존의 ESD 보호소자에 P+ bridge를 추가하여 SCR 루프 상의 전류 이득을 감소시켜 홀딩 전압을 약 2V 가량 높인 새로운 구조를 내장하여 ESD 상황에 대해 높은 신뢰성을 가질 것으로 예상된다.

Keywords

Acknowledgement

This work was supported by the Technology Innovation Program (or Industrial Strategic Technology Development Program-Korea Collaborative & High-tech Initiative for Prospective Semiconductor Research) ("RS-2023-00200000", Development of Wireless Charging SoC with built-in Ultra-Small, High-Robustness ESD Protection Circuit for Wearable Devices) funded By the Ministry of Trade, Industry & Energy(MOTIE, Korea)(1415187474)" and by the National Research Foundation of Korea(NRF) grant funded by the Korea government Ministry of Education (NRF-2021R1F1A1049866).

References

  1. M. D. Ker and C. C. Yen, "Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latch up-Like Failure During System-Level ESD Test," IEEE J.Solid-State Circuits, vol.43, no.11, pp.2533-2545. 2008. DOI: 10.1109/JSSC.2008.2005451
  2. Albert Z. H. Wang, "On-Chip ESD Protection for Integrated Circuits 2nd ed," Springer, 2002. DOI: 10.1007/b117005
  3. Sang-Wook Kwon, et al.: "Design of LDO Regulator With High Reliability ESD Protection Circuit Using Analog Current Switch Structure for 5-V Applications," IEEE Access, vol.11, pp.37472-37482, 2023. DOI: 10.1109/ACCESS.2023.3267162
  4. Y. Koo, K. Lee, K. Kim, and J. Kwon, "Design of SCR based ESD protection device for power clamp using deepsubmicron CMOS technology," Microelectron. J., vol.40, no.6, pp.1007-1012, 2009. DOI: 10.1016/j.mejo.2009.01.001
  5. M.-D. Ker and S.-H. Chen, "Implementation of initial-on ESD protection concept with PMOS triggered SCR devices in deep-submicron CMOS technology," IEEE J. Solid-State Circuits, vol.42, no.5, pp.1158-1168, 2007.
  6. O. Quittard, Z. Mrcarica, F. Blanc, G. Notermans, T. Smedes, and H.van Zwol, "ESD protection for high-voltage CMOS technologies," in Proc. EOS/ESD Symp., pp.77-86. 2006.