Journal of Applied and Pure Mathematics

  • 제5권3_4호
  • /
  • Pages.187-196
  • /
  • 2023
  • /
  • 2671-4000(pISSN)
  • /
  • 2636-1612(eISSN)
한국전산응용수학회 (The Korean Society for Computational and Applied Mathematics)
권호 표지
DOI QR코드

DOI QR Code

SPIN HALF-ADDER IN 𝓑3

  • HASAN KELES (Department of Mathematics, Karadeniz Technical University)
  • 투고 : 2023.01.16
  • 심사 : 2023.05.04
  • 발행 : 2023.07.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

This study is about spin half add operations in 𝓑2 and 𝓑3. The burden of technological structures has increased due to the increase in the use of today's technological applications or the processes in the digital systems used. This has increased the importance of fast transactions and storage areas. For this, less transactions, more gain and storage space are foreseen. We have handle tit (triple digit) system instead of bit (binary digit). 729 is reached in 36 in 𝓑3 while 256 is reached with 28 in 𝓑2. The volume and number of transactions are shortened in 𝓑3. The limited storage space at the maximum level is storaged. The logic connectors and the complement of an element in 𝓑2 and the course of the connectors and the complements of the elements in 𝓑3 are examined. "Carry" calculations in calculating addition and "borrow" in calculating difference are given in 𝓑3. The logic structure 𝓑2 is seen to embedded in the logic structure 𝓑3. This situation enriches the logic structure. Some theorems and lemmas and properties in logic structure 𝓑2 are extended to logic structure 𝓑3.

키워드

과제정보

I would like to thank the editor of the Journal of Applied and Pure Mathematics and the reviewers for their contributions to the publication of the article.

참고문헌

  1. J. Gallier, and J. Quaintance, Algebra, Topology, Differential Calculus, and Optimization Theory for Computer Science and Machine Learning, Book in Progress, Approx, 2022.
  2. L. Corry, Modern Algebra and the Rise of Mathematical Structures, Basel, Boston, Berlin, Birkhauser Verlag, 1996.
  3. T. Keilen, Algebra I, Mathematics Institute, University of Warwickr, 2016.
  4. G. Hansoul, A duality for Boolean algebras with operators, Algebra universalis 17 (1983), 34-49. https://doi.org/10.1007/BF01194512
  5. S.K. Biswas, S. Kar, Characterizations of Finite Boolean Lattices, Bulletin of Mathematics and Statistics Research 3 (2015), 171-174.
  6. D. Byrdr Ichard, A. Mena Roberto, and A. Troy Linda, Generalized Boolean Lattices, J. Austral. Math. Soc. (Series A) 19 (1975), 225-237. https://doi.org/10.1017/S1446788700029529
  7. V.V. Rimatskii, Table Admissible Inference Rules, Algebra and Logic 48 (2009), 228-236. https://doi.org/10.1007/s10469-009-9055-z
  8. A. Rajput1, T. Dua, R. Kumawat and A. Srinivasulu, Half Adder Using Different Design Styles: A Review on Comparative Study, Journal of Advancements in Robotics 7 (2021), 26-32.
  9. P. Shanmugapriya, M. Margarat and A. Jayaraj, Design of All-Optical Half Adder and Half Subtractor based on SOA-MI, Journal of Physics: Conference Series 1717 (2021), 012005. doi:10.1088/1742-6596/1717/1/012005
  10. K. Singh and G. Kaur, All-Optical Half-Adder and Half-Subtracter Based on Semiconductor Optical Amplifier, Open Journal of Communications and Software 2014. doi:10.15764/CS.2014.01004
  11. M. Sivakumar, and S. Omkumar, Reduction of Wiring Delay and Power of an Optimized Full Adder & Half Adder Using Multi-Value Logic, International Journal of Pharmacy & Technology 9 (2017), 29889-29899.
  12. N. Vasif, Algoritmalar: Teoriden Uygulamalara, Ankara, Seckin Yayincilik 848 (2013).
  13. N.P. Brousentsov, S.P. Maslov, A.J.Ramil, E.A. Zhogolev, Development of ternary computers at Moscow State University, Russian Virtual Computer Museum, 1997-2023.