과제정보
This article was funded by the National Nature Science Foundation of China (61604027, 61704016), the Chongqing Nature Science Foundation (cstc2020jcyj-msxmX0550, Haifeng Qin).
참고문헌
- Lijuan, W., Lin, Z., Xing, C.: Variable-K double trenches SOI LDMOS with high-concentration P-pillar. Chin. Phys. B 29(5), 057701 (2020) https://doi.org/10.1088/1674-1056/ab7e94
- Orouji, A.A., Mehrad, M.: The best control of parasitic BJT effect in SOI-LDMOS with SiGe window under channel. IEEE Trans. Electron Devices 59(2), 419-425 (2012) https://doi.org/10.1109/TED.2011.2175485
- Jia-Fei, Y., Yu-Feng, G., Zhen-Yu, Z., Ke-Meng, Y., Mao-Lin, Z., Tian, X.: Numerical and analytical investigations for the SOI LDMOS with alternated high-k dielectric and step doped silicon pillars. Chin. Phys. B 29(3), 038503 (2020) https://doi.org/10.1088/1674-1056/ab6960
- Guo, S., Huang, H., Chen, X.B.: Study of the SOI LDMOS with low conduction loss and less gate charge. IEEE Trans. Electron Devices 65(4), 1645-1649 (2018) https://doi.org/10.1109/ted.2018.2806921
- Wang, Y., Duan, B., Song, H., Yang, Y.: Novel lateral double-diffused MOSFET with ultralow on-resistance by the variable resistivity of drift region. IEEE Electron Device Lett. 41(11), 1681-1684 (2020) https://doi.org/10.1109/led.2020.3026329
- Dong, Z., Duan, B., Fu, C., Guo, H., Cao, Z., Yang, Y.: Novel LDMOS optimizing lateral and vertical electric field to improve breakdown voltage by multi-ring technology. IEEE Electron Device Lett. 39(9), 1358-1361 (2018) https://doi.org/10.1109/led.2018.2854417
- Xu, S., Gan, K.P., Samudra, G.S., Liang, Y.C., Sin, J.K.O.: 120 V interdigitated-drain LDMOS (IDLDMOS) on SOI substrate breaking power LDMOS limit. IEEE Trans. Electron Devices 47(10), 1980-1985 (2000) https://doi.org/10.1109/16.870584
- Deng, G., et al.: Experimental study of 600 V accumulation-type lateral double-diffused MOSFET with ultra-low on-resistance. IEEE Electron Device Lett. 41(3), 465-468 (2020) https://doi.org/10.1109/led.2020.2970006
- Chen, W.Z., Huang, Y., Huang, Y., Han, Z.S.: A super-junction SOI-LDMOS with low resistance electron channel. Chin. Phys. B 30, 057303 (2021) https://doi.org/10.1088/1674-1056/abe374
- Wei, J., Luo, X., Ma, D., Wu, J., Li, Z., Zhang, B.: Accumulation mode triple gate SOI LDMOS with ultralow on-resistance and enhanced transconductance. In: 2016 28th International symposium on power semiconductor devices and ICs (ISPSD), pp. 171-174 (2016)
- Iqbal, M.M., Udrea, F., Napoli, E.: On the static performance of the RESURF LDMOSFETS for power ICs. In: 2009 21st International symposium on power semiconductor devices & IC's, pp. 247-250 (2009)
- Wang, Y.R., Liu, Y.H., Lin, L.J., Fang, D., Li, C.H., Qiao, M., Zhang, B.: Modeling of a triple reduced surface field silicon-on-insulator lateral double-diffused metal-oxide-semiconductor field-effect transistor with low on-state resistance. Chin. Phys. B 25(2), 027305 (2016) https://doi.org/10.1088/1674-1056/25/2/027305
- Zhang, W., et al.: Novel self-modulated lateral superjunction device suppressing the inherent 3-D JFET effect. IEEE Electron Device Lett. 41(9), 1392-1395 (2020) https://doi.org/10.1109/led.2020.3009994
- Zhang, W., et al.: Optimization and experiments of lateral semi-superjunction device based on normalized current-carrying capability. IEEE Electron Device Lett. 40(12), 1969-1972 (2019) https://doi.org/10.1109/led.2019.2948198
- Lin, Z., Chen, X.: A new solution for superjunction lateral double diffused MOSFET by using deep drain diffusion and field plates. IEEE Electron Device Lett. 36(6), 588-590 (2015) https://doi.org/10.1109/LED.2015.2421972
- Cao, Z., Jiao, L.: Superjunction LDMOS with dual gate for low on-resistance and high transconductance. IEEE J. Electron Devices Soc. 8, 890-896 (2020) https://doi.org/10.1109/jeds.2020.3011929
- Tang, P., Wang, Y., Bao, M., Luo, X., Cao, F., Yu, C.: Improving breakdown performance for SOI LDMOS with sidewall field plate. Micro Nano Lett. 14(4), 420-423 (2019) https://doi.org/10.1049/mnl.2018.5258
- Zhang, B., Wang, W., Chen, W., Li, Z., Li, Z.: High-voltage LDMOS with charge-balanced surface low on-resistance path layer. IEEE Electron Device Lett. 30(8), 849-851 (2009) https://doi.org/10.1109/LED.2009.2023541
- Kong, M., Yi, B., Chen, X.: An ultra-low on-resistance triple RESURF tri-gate LDMOS power device. In: 2019 IEEE 13th international conference on power electronics and drive systems (PEDS), pp. 1-4 (2019)
- Cristoloveanu, S.: Silicon on insulator technologies and devices: from present to future. Solid State Electron. 45(8), 1403-1411 (2001) https://doi.org/10.1016/S0038-1101(00)00271-9