과제정보
This study was conducted as a result of the research result of the Grand ICT Research Center support project of the Ministry of Science and ICT and the Institute for Information & communication Technology Planning & evaluation(IITP). (IITP-2020-0-01462)
참고문헌
- M. V. Valueva, N. N. Nagornov, P. A. Lyakhoc, G. V. Valuev, and N. I. Chervyakov, "Application of the residue number system to reduce hardware costs of the convolutional neural network implementation," Mathematics and Computers in Simulation, vol. 177, pp. 232-243, 2020. https://doi.org/10.1016/j.matcom.2020.04.031
- A. Kyriakos, V. Kitsakis, A. Louropoulos, E. A. Papatheofanous, I. Patronas, and D. Reisis, "High Performance Accelerator for CNN Applications," 2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp. 135-140, 2019. doi: 10.1109/PATMOS.2019.8862166.
- L. Kang, H. Li, X. Li, and H. Zheng, "Design of Convolution Operation Accelerator based on FPGA," 2020 2nd International Conference on Machine Learning, Big Data and Business Intelligence (MLBDBI), pp. 80-84, 2020. doi: 10.1109/MLBDBI51377.2020.00021.
- H. Nikolov, T. Stefanov, and E. Deprettere, "Efficient External Memory Interface for Multi-Processor Platforms Realized on FPGA Chips," 2007 International Conference on, Field Programmable Logic and Applications, pp. 580-584, 2007.
- ROIS-DS Center for Open Data in the Humanities. Keras Simple CNN Benchmark [Internet]. Available: https://github.com/rois-codh/kmnist/blob/master/benchmarks/kuzushiji_mnist_cnn.py.
- H. W. Son, D. Y. Lee, M. E. Elbtity, S. Arslan, and H. W. Kim, "High Speed, Convolutional Neural Network Accelerator Based On Parallel Memory Access," Research institute for Computer and Information Communication (RICIC), vol. 28, no. 1, pp. 45-52, 2020.
- L. Biewald, "Monitor and Improve GPU Usage for Training Deep Learning Models," Towards Data Science, Mar. 2019.
- H. J. Kwon, P. Chatarasi, M. Pellauer, A. Parashar, V. Sarkar, and T. Krishna, "Understanding Reuse, Performance, and Hardware Cost of DNN Dataflows: A Date-Centric Approach Using MAESTRO," The 52nd Annual IEEE/ACM International Symposium on Microarchitecture(MICRO-52), pp. 754-768, Oct. 2019.
- M. E. Elbtity, H. W. Son, D. Y. Lee, and H. W. Kim, "High Speed, Approximate Arithmetic Based Convolutional Neural Network Accelerator," 2020 International SoC Design conference (ISOCC), pp. 71-72, 2020.
- K. R. Choi, W. Choi, K. H. Shin, and J. S. Park, "Bit-width reduction and customized register for low cost convolutional neural network accelerator," 2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), Taipei, pp. 1-6, 2017.