Journal of information and communication convergence engineering

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Compact Capacitance Model of L-Shape Tunnel Field-Effect Transistors for Circuit Simulation

  • Yu, Yun Seop (ICT & Robotics Engineering and IITC, Hankyong National University) ;
  • Najam, Faraz (National Disability Insurance Agency, Tuggeranong Australian Capital Territory)
  • Received : 2021.08.18
  • Accepted : 2021.11.05
  • Published : 2021.12.31
Download PDF
⟨ Previous Next ⟩

Abstract

Although the compact capacitance model of point tunneling types of tunneling field-effect transistors (TFET) has been proposed, those of line tunneling types of TFETs have not been reported. In this study, a compact capacitance model of an L-shaped TFET (LTFET), a line tunneling type of TFET, is proposed using the previously developed surface potentials and current models of P- and L-type LTFETs. The Verilog-A LTFET model for simulation program with integrated circuit emphasis (SPICE) was also developed to verify the validation of the compact LTFET model including the capacitance model. The SPICE simulation results using the Verilog-A LTFET were compared to those obtained using a technology computer-aided-design (TCAD) device simulator. The current-voltage characteristics and capacitance-voltage characteristics of N and P-LTFETs were consistent for all operational bias. The voltage transfer characteristics and transient response of the inverter circuit comprising N and P-LTFETs in series were verified with the TCAD mixed-mode simulation results.

Keywords

Acknowledgement

This research was supported by the Ministry of Trade, Industry & Energy (MOTIE) (Project No. 10054888) and the Korea Semiconductor Research Consortium (KSRC) support program for the development of future semiconductor devices. This research was partly supported by the Basic Science Research Program through NRF of Korea funded by the Ministry of Education (NRF-2019R1A2C1085295). This work was also supported by IDEC (EDA Tool). This paper was presented in part at the 13th International Conference on Future Information & Communication Engineering (ICFICE 2020).

References

  1. IRDS reports [Online]. Available: http://irds.ieee.org.
  2. H. Lu and A. Seabaugh, "Tunnel field-effect transistors: State-of-the-art," IEEE J. Electron Devices Soc., vol. 2, no. 4, pp. 44-49, 2014. DOI: 10.1109/JEDS.2014.2326622.
  3. A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energy efficient electronic switches," Nature, vol. 479, no. 7373, pp. 329-337, 2011. DOI: 10.1038/nature10679.
  4. Q. Huang, R. Jia, C. Chen, H. Zhu, L. Guo, J. Wang, J. Wang, C. Wu, R. Wang, W. Bu, J. Kang, W. Wang, H. Wu, S. W. Lee, Y. Wang, and R. Huang, "First foundry platform of complementary tunnel-FETs in CMOS baseline technology for ultralow-power IoT applications: Manufacturability, variability and technology roadmap," Proc. IEEE Int. Electron Devices Meeting (IEDM), Washington, DC, USA, pp. 22.2.1-22.2.4, Dec. 2015. DOI: 10.1109/IEDM.2015.7409756.
  5. W. Cheng, R. Liang, G. Xu, G. Yu, S. Zhang, H. Yin. C. Zhao, T.-L. Ren, and J. Xu, "Fabrication and characterization of a novel Si line tunneling TFET with high drive current," IEEE Journal of the Electron Devices Society, vol. 8, pp. 336-340, 2020. DOI: 10.1109/JEDS.2020.2981974.
  6. S. W. Kim, J. H. Kim, T. J. K. Liu, W. Y. Choi, and B. G. Park, "Demonstration of L-shaped tunnel field-effect transistors," IEEE Trans. Electron Devices, vol. 63, no. 4, pp. 1774-1778, 2016. DOI: 10.1109/TED.2015.2472496.
  7. Z. Yang, "Tunnel field-effect transistor with an L-shaped gate," IEEE Electron Device Lett., vol. 37, no. 7, pp. 839-842, 2016. DOI: 10.1109/LED.2016.2574821.
  8. F. Najam and Y. S. Yu, "Compact model for L-shaped tunnel field-effect transistor including the 2D region," Appl. Sci., vol. 9, no. 18, pp. 3716, 2019. DOI: 10.3390/app9183716.
  9. F. Najam and Y. S. Yu, "Compact trap-assisted-tunneling model for line tunneling field-effect-transistor devices," Appl. Sci., vol. 10, no. 13, pp. 4475, 2020. DOI: 10.3390/app10134475.
  10. Verilog-AMS Language Reference Manual, Jun. 2015, [online], Available: http://www.accellera.org/downloads/standards/v-ams.
  11. C. C. McAndrew, G. J. Coram, K. K. Gullapalli, J. R. Jones, L. W. Nagel, A. S. Roy, J. Roychowdhury, A. J. Scholten, G. D. J. Smit, X. Wang, and S. Yoshitomi, "Best practices for compact modeling in Verilog-A," IEEE Journal of the Electron Device Society, vol. 3, no. 5, pp. 383-396, 2015. DOI: 10.1109/JEDS.2015.2455342.
  12. SmartSpice ver. 4. 44. 3. R Manual, Silvaco Int., Santa Clara, CA, 2020.
  13. ATLAS ver. 5. 30. 0. R Manual, Silvaco Int., Santa Clara, CA, 2020.
  14. S. K. Mitra and B. Bhowmick, "Physics-based capacitance model of gate-on-source/channel SOI TFET," Micro & Nano Lett., vol. 13, no. 12, pp. 1672-1676, 2018. DOI: 10.1049/mnl.2018.5214.
  15. J. Wang, C. Wu. Q. Huang, C. Wang, and R. Huang, "A closed-form capacitance model for tunnel FETs with explicit surface potential solutions," Journal of Applied Physics, vol. 116, no. 9, 094501, 2014. DOI: 10.1063/1.4894624.
  16. S. Kaur, A. Raman, and R. K. Sarin, "An explicit surface potential, capacitance and drain current model for double-gate TFET," Super-lattices and Microstructures, vol. 140, p. 106431, 2020. DOI: 10.1016/j.spmi.2020.106431.
  17. Y. S. Yu, "Compact capacitance model of single-gate tunneling field-effect transistor," INFORMATION-An International Interdisciplinary Journal, vol. 21, no. 1, pp. 325-332, 2018, [online], Available: http://www.information-iii.org/contents.html#vol18.
  18. Y. Yang, X. Tong, L. T. Yang, P. F. Guo, L. Fan, and Y. C. Yeo, "Tunneling field-effect transistor: Capacitan.ce components and modeling," IEEE Electron Device Lett., vol. 31, no. 7, pp. 752-754, 2010. DOI: 10.1109/led.2010.2047240.
  19. L. Zhang, J. He, and M. Chan, "A compact model for double-gate tunneling field-effect-transistors and its implications on circuit behaviors," in Proceeding of 2012 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, pp. 1-4, 2012.
  20. R. Vishnoi and M. J. Kumar, "Compact analytical model of dual material gate tunneling field-effect transistor using interband tunneling and channel transport," IEEE Trans. Electron Devices, vol. 61, no. 6, pp. 1936-1942, 2014. DOI: 10.1109/TED.2014.2315294.
  21. C. Wu, R. Huang, Q. Huang, C. Wang, J. Wang, and Y. Wang, "An analytical surface potential model accounting for the dual-modulation effects in tunnel FETs," IEEE Trans. Electron Devices, vol. 61, no. 8, pp. 2690-2696, 2014. DOI: 10.1109/TED.2014.2329372.
  22. B. Lu, H. Lu, Y. Zhang, Y. Zhang, X. Cui, Z. Lv, and C. Liu, "Fully analytical carrier-based charge and capacitance model for hetero-gate-dielectric tunneling field-effect transistors," IEEE Trans. Electron Devices, vol. 65, no. 8, pp. 3555-3561, 2018. DOI: 10.1109/ted.2018.2849742.