Journal of Power Electronics

The Korean Institute of Power Electronics (전력전자학회)
권호 표지
DOI QR코드

DOI QR Code

An accurate and robust adaptive notch filter-based phase-locked loop

  • Li, Jinbo (College of Automation Engineering, Nanjing University of Aeronautics) ;
  • Wang, Qin (College of Automation Engineering, Nanjing University of Aeronautics) ;
  • Xiao, Lan (College of Automation Engineering, Nanjing University of Aeronautics) ;
  • Liu, Zehao (College of Automation Engineering, Nanjing University of Aeronautics) ;
  • Wu, Qunfang (College of Automation Engineering, Nanjing University of Aeronautics)
  • Received : 2020.02.20
  • Accepted : 2020.07.28
  • Published : 2020.11.20
⟨ Previous Next ⟩

Abstract

The use of an adaptive notch filter (ANF) is one of the most popular methods to block harmonics in a phase-locked loop (PLL). Existing ANFs suffer from drawbacks such as a low harmonic rejection capability, complex structure or instability. To improve the performance of ANF-based PLLs, an enhanced ANF (EANF) is proposed in this paper. Its structure, filtering characteristics and frequency-adaptive method are analyzed. Multiple EANFs can be easily cascaded and achieve adaptation through a common frequency feedback loop (FFL). A small signal model is provided, and its control parameters are tuned through the symmetrical optimum method. The harmonic rejection capability and stability of the proposed method are confirmed through simulation and experimental results.

Keywords

Acknowledgement

This work was supported in part by the National Natural Science Foundation of China under Grant 61673210, and in part by the Jiangsu Qing Lan Project and the Jiangsu Province University Outstanding Science and Technology Innovation Team Project.

References

  1. Golestan, S., Guerrero, J.M., Vasquez, J.C.: Three-phase PLLs: a review of recent advances. IEEE Trans Power Electron 32(3), 1894-1907 (2017) https://doi.org/10.1109/TPEL.2016.2565642
  2. Li, K., Bo, A., Zheng, H., Sun, N.: Performance analysis of three-phase phase-locked loops for distorted and unbalanced grids. J Power Electron 17(1), 262-271 (2017) https://doi.org/10.6113/JPE.2017.17.1.262
  3. Du, L.W., Li, M.X., Tang, Z., Xiong, L.S., Ma, X., Tang, G.X.: A fast positive sequence components extraction method with noise immunity in unbalanced grids. IEEE Trans Power Electron 35(7), 6682-6685 (2019) https://doi.org/10.1109/tpel.2019.2959672
  4. Dai, Z.Y., Fan, M.D., Nie, H.X., Zhang, J.X., Li, J.W.: A Robust Frequency estimation method for aircraft grids under distorted conditions. IEEE Trans Ind Electron 67(5), 4254-4258 (2020) https://doi.org/10.1109/tie.2019.2920469
  5. Wang, Y.F., Li, Y.W.: Grid synchronization pll based on cascaded delayed signal cancellation. IEEE Trans Power Electron 26(7), 1987-1997 (2011) https://doi.org/10.1109/TPEL.2010.2099669
  6. Seong, U.S., Hwang, S.H.: Analysis of phase error effects due to grid frequency variation of PLL based on APF. J Power Electron 16(1), 18-26 (2016) https://doi.org/10.6113/JPE.2016.16.1.18
  7. Golestan, S., Monfared, M., Freijedo, F.D., Guerrero, J.M.: Dynamics assessment of advanced single-phase PLL structures. IEEE Trans Ind Electron 60(6), 2167-2177 (2013) https://doi.org/10.1109/TIE.2012.2193863
  8. Yang, L.Y., Wang, C.L., Liu, J.H., Jia, C.X.: A novel phase locked loop for grid-connected converters under non-ideal grid conditions. J Power Electron 15(1), 216-226 (2015) https://doi.org/10.6113/JPE.2015.15.1.216
  9. Ramezani, M., Golestan, S., Li, S., Guerrero, J.M.: A simple approach to enhance the performace of complex -coefficient filter-based PLL in grid-connected applications. IEEE Trans Ind Electron 65(6), 5081-5085 (2018) https://doi.org/10.1109/tie.2017.2772164
  10. Golestan, S., Guerrero, J.M., Vasquez, J.C.: An open-loop grid synchronization approach for single-phase applications. IEEE Trans Power Electron 33(7), 5548-5555 (2018) https://doi.org/10.1109/tpel.2017.2782622
  11. Golestan, S., Guerrero, J.M., Abusorrah, A.M.: MAF-PLL with phase-lead compensator. IEEE Trans Ind Electron 62(6), 3691-3695 (2015) https://doi.org/10.1109/TIE.2014.2385658
  12. Karimi-Ghartemani, M.: Enhanced Phase-Locked Loop Structures for Power and Energy Applications. Wiley, Hoboken, NJ, USA (2014)
  13. Golestan, S., Guerrero, J.M., Vasquez, J.C.: Steady-state linear Kalman filter-based PLLs for power applications: a second look. IEEE Trans Ind Electron 65(12), 9795-9800 (2018) https://doi.org/10.1109/tie.2018.2823668
  14. Lee, J.P., Min, B.D., Kim, T.J., Yoo, D.W., Yoo, J.Y.: Active frequency with a positive feedback anti- islanding method based on a Robust PLL algorithm for grid-connected PV PCS. J Power Electron 11(3), 1904-1917 (2011)
  15. Golestan, S., Mousazadeh, S.Y., Guerrero, J.M., Vasquez, J.C.: 'A critical examination of frequency-fixed second-order generalized integrator based phase-locked loops'. IEEE Trans Power Electron 32(9), 6666-6672 (2017) https://doi.org/10.1109/TPEL.2017.2674973
  16. Ciobotaru, M., Teodorescu, R., Blaabjerg, F.: A new single-phase PLL structure based on second order generalized integrator in Proc. 37th IEEE power electron. Spec Conf 1, 1511-1516 (2006)
  17. Carugati, I., Maestri, S., Donato, P.G., Carrica, D., Benedetti, M.: Variable sampling period filter PLL for distorted three-phase systems. IEEE Trans Power Electron 27(1), 321-330 (2012) https://doi.org/10.1109/TPEL.2011.2149542
  18. Rodriguez, P., Luna, A., Candela, I., Mujal, R., Teodorescu, R., Blaabjerg, F.: Multiresonant frequency- locked loop for grid synchronization of power converters under distorted grid conditions. IEEE Trans Ind Electron 58(1), 127-138 (2011) https://doi.org/10.1109/TIE.2010.2042420
  19. Gonzalez-Espin, F., Figueres, E., Garcera, G.: An adaptive synchronous-reference-frame phase-locked loop for power quality improvement in a polluted utility grid. IEEE Trans Ind Electron 59(6), 2718-2731 (2012) https://doi.org/10.1109/TIE.2011.2166236
  20. Gonzalez-Espin, F., Garcera, G., Patrao, I., Figueres, E.: An adaptive control system for three-phase photovoltaic inverters working in a polluted and variable frequency electric grid. IEEE Trans Power Electron 27(10), 4248-4261 (2012) https://doi.org/10.1109/TPEL.2012.2191623
  21. Nuss, U.: "Blindleistungskompensation mit selbstgefuhrten stromrichter und kapazitivem energiespeicher," Ph.D. dissertation. Karlsruhe Institute of Technology, Germany (1989)
  22. Xin, Z., Wang, X., Qin, Z., Lu, M., Loh, P.C., Blaabjerg, F.: An improved second-order generalized integrator based quadrature signal generator. IEEE Trans Power Electron 31(12), 8068-8073 (2016) https://doi.org/10.1109/TPEL.2016.2576644
  23. Matas, J., Castilla, M., Miret, J., de Vicuna, L.G., Guzman, R.: An adaptive prefiltering method to improve the speed/accuracy tradeof of voltage sequence detection methods under adverse grid conditions. IEEE Trans Ind Electron 61(5), 2139-2151 (2014) https://doi.org/10.1109/TIE.2013.2274414
  24. Wang, Y.F., Li, Y.: Analysis and digital implementation of cascaded delayed signal cancellation PLL. IEEE Trans Power Electron 26(4), 1067-1080 (2011) https://doi.org/10.1109/TPEL.2010.2091150
  25. Hamed, H.A., Abdou, A.F., Bayoumi, E.H.E., EL-Kholy, E.E.: frequency adaptive CDSC-PLL using axis drift control under adverse grid condition. IEEE Trans Ind Electron 64(4), 2671-2682 (2017) https://doi.org/10.1109/TIE.2016.2633524
  26. Golestan, S., Freijedo, F.D., Vidal, A., Yepes, A.G., Guerrero, J.M., Doval-Gandoy, J.: An efficient implementation of generalized delayed signal cancellation PLL. IEEE Trans Power Electron 31(2), 1085-1094 (2016) https://doi.org/10.1109/TPEL.2015.2420656
  27. Golestan, S., Ramezani, M., Guerrero, J.M., Freijedo, F.D., Monfared, M.: "Moving average filter based phase-locked loops: performance analysis and design guidelines". IEEE Trans Power Electron 29(6), 2750-2763 (2014) https://doi.org/10.1109/TPEL.2013.2273461
  28. Han, Y., Luo, M., Chen, C., Jiang, A., Zhao, X., Guerrero, J.M.: Performance evaluations of Four MAF-based PLL algorithms for grid-synchronization of three-phase grid-connected PWM inverters and DGs. J. Power Electron 16(5), 1904-1917 (2016) https://doi.org/10.6113/JPE.2016.16.5.1904
  29. Li, Y., Wang, D., Han, W., Sun, Z., Yuan, T.: A hybrid filtering Stage based Quasi-type-1 PLL under distorted grid conditions. J Power Electron 17(3), 704-715 (2017) https://doi.org/10.6113/JPE.2017.17.3.704
  30. Golestan, S., Guerrero, J.M., Gharehpetian, G.: Five approaches to deal with problem of DC ofset in phase-locked loop algorithms: design considerations and performance evaluations. IEEE Trans Power Electron 31(1), 648-660 (2016) https://doi.org/10.1109/TPEL.2015.2408113
  31. Golestan, S., Guerrero, J.M., Vasquez, J.C., Abusorrah, A.M., Al-Turki, D.Y.: Modeling, tuning, and performance comparison of second order generalized- integrator-based FLLs. IEEE Trans Power Electron 33(12), 229-239 (2018) https://doi.org/10.1109/TPWRD.2017.2704121
  32. Wang, J.Y., Liang, J., Gao, F., Zhang, L., Wang, Z.D.: "A method to improve the dynamic performance of moving average filter-based PLL". IEEE Trans Power Electron. 30(10), 5978-5990 (2015) https://doi.org/10.1109/TPEL.2014.2381673
  33. Mao, P., Zhang, M., Zhang, W.: A canonical small-signal linearized model and a performance evaluation of the PLL in three phase grid inverter system. J. Power Electron 14(5), 1057-1068 (2014) https://doi.org/10.6113/JPE.2014.14.5.1057
  34. Li, X.L., Park, J.G., Shin, H.B.: Comparison and evaluation of anti-Windup PI controllers. J Power Electron 11(1), 45-50 (2011) https://doi.org/10.6113/JPE.2011.11.1.045
  35. Park, J.G., Chung, J.H., Shin, H.B.: Anti-windup integralproportional controller for variable-speed motor drives. J Power Electronics 2(2), 130-138 (2002)
  36. Seok, J.K.: Frequency-spectrum-based Antiwindup compensator for PI-controlled systems. IEEE Trans. Ind. Electron. 53(6), 1781-1790 (2006) https://doi.org/10.1109/TIE.2006.885118
  37. Zhang, D., Li, H., Collins, E.G.: Digital anti-Windup PI controllers for variable-speed motor drives using FPGA and stochastic theory. IEEE Trans Power Electron 21(5), 1496-1501 (2006) https://doi.org/10.1109/TPEL.2006.882342
  38. Shu, K., Sanchez-Sinencio, E.: CMOS PLL Synthesizers-Analysis and Design. Springer-Verlag, New York, NY, USA (2005)
  39. McGranaghan, M., Beaulieu, G.: "Update on: Harmonic emission limits for customers connected to MV, HV and EHV," in Proc. IEEE Transmiss Distrib Con Exhibit 1, 1158-1161 (2006)

Cited by

  1. Active noise cancellation frequency-locked loop with a notch filter vol.21, pp.12, 2020, https://doi.org/10.1007/s43236-021-00310-z