DOI QR코드

DOI QR Code

An Analysis of folded cascode comarator by Single Event Transient(SET)

SET에 의한 folded cascode comparator 분석

  • Received : 2020.04.10
  • Accepted : 2020.04.29
  • Published : 2020.04.30

Abstract

This paper studied the SET situation in VLSI because the electronic devices exposed to SET can indicate irregular operation and output errors. The SET environment was established using the exponential static wave (iexp) in the fold-cascode comparator. The comparator was experimented with how it affected it by the SET. In a folded comparator that did not enter the SET situation, the propagation delay was measured at 0.26㎲ and the gain was 0.649. The MOSFET close to the output stage was measured sensitively in the folded comparator that entered the SET situation. And propagation delay was calculated from 0.36 to 0.37㎲ and the gain was 0.649. The mid-position MOSFET was calculated from 0.28 to 0.30㎲ and the gain was 0.649. The MOSFET, which is farthest from the output stage from the folded comparator, was calculated with the propagation delay between 0.25 and 0.26㎲ and the gain of 0.649. In SET situations, the MOSFET close to the output portion of the folded comparator was sensitive. And at the MOSFET far from the output, the same results were obtained as a normal folded comparator without the SET input.

본 논문은 SET에 노출된 전자기기는 불규칙한 작동 및 출력 오류를 나타낼 수 있으므로 집적회로에서 SET 상황에 대해서 연구하였다. 폴디드 캐스코드 비교기에서 지수정류파(iexp)을 이용하여 SET 환경을 설정하였다. 비교기가 SET에 의해 어떤 영향이 있는지에 대해 실험하였다. SET현상을 발생시키지 않은 폴디드 비교기에서는 전파 지연은 0.26㎲, 이득은 0.649으로 측정되었다. SET현상을 발생시킨 폴디드 비교기에서 출력단과 가까운 MOSFET는 민감하게 측정되었으며 전파 지연은 0.36~0.37㎲,이득은 0.649로 계산되었다. 중간에 위치한 MOSFET는 0.28~0.30㎲, 이득은 0.649로 계산되었다. 폴디드 비교기에서 출력단과 가장 멀리 떨어져 있는 MOSFET는 전파지연이 0.25~0.26㎲, 이득은 0.649로 계산되었다. SET 환경에서, 폴디드 비교기에서 출력부분에 가까이 있는 MOSFET는 민감하였다. 그리고 출력부분과 멀리 떨어져 있는 MOSFET에서는 SET를 입력하지 않은 정상적인 폴디드 비교기와 같은 결과를 얻었다.

Keywords

References

  1. M. Aykut YIGITEL, "SET Fault Tolerant Combinational Circuits Based on Majority Logic", Department of Computer Engineering, Bogazici University, Vol.17.No.05. pp. 345-354, 2007
  2. Mousa Yousefi1, Khalil Monfaredi," Power Reduction of the Low Offset Dynamic Comparator with Novel Techniques", Majlesi Journal of Electrical Engineering Vol. 13, No. 2, p.15-20, 2019
  3. Bishnu Prasad De1, R. Kar1, D. Mandal and S. P. Ghoshal,"Soft computing-based approach for optimal design of on-chip comparator and folded-cascode op-amp using colliding bodies optimization", INTERNATIONAL JOURNAL OF NUMERICAL MODELLING :ELECTRONIC NETWORKS, DEVICES AND FIELDS Int. J. Numer. Model. 29,pp.873-896 2016 https://doi.org/10.1002/jnm.2152
  4. Ecoffet. R, Duzellier. S, Tastet. P, Aicardi. C, Labrunee. M, "Observation of heavy ion induced transients in linear circuits," IEEE Radiation Effects Data Workshop, pp. 72-77, Jul. 1994.
  5. R. Harboe-Sorensen, F. X. Guerre, H. Constans, J. Van Dooren, G. Berger, W. Hajdas, "Single event transient characterization of analog IC's for ESA's satellites," in Proc. RADECS, pp. 573-581,1999.
  6. B. E. Pritchard, G. M. Swift, A. H. Johnston, "Radiation effects predicted, observed, and compared for spacecraft systems," in Proc. IEEE NSREC Radiation Effects Data Workshop Record, pp. 7-17, 2002.
  7. Tao Wang, Li Chen, Anh Dinh, Daniel Teng, "Single-Event-Transient Tolerant Comparators with Auto-Zeroing Techniques", IEEE,2008 .
  8. R. Mariani and P. Fuhrmann, "Comparing Fail-safe Microcontroller Architectures in Light of IEC 61508", 22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp.347, 2007.
  9. Maini, "Digital Electronics: Principles", John Wiley & Sons Devices and Applications, Vol.27 pp.280-300, 2007
  10. Graf, Rudolf F. "Modern Dictionary of Electronics (7 ed.)", Newnes. p. 314. ISBN 0080511988, 1999