Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지
DOI QR코드

DOI QR Code

Multi-threaded system to support reconfigurable hardware accelerators on Zynq SoC

Zynq SoC에서 재구성 가능한 하드웨어 가속기를 지원하는 멀티쓰레딩 시스템 설계

  • Received : 2020.03.06
  • Accepted : 2020.03.23
  • Published : 2020.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we propose a multi-threading system to support reconfigurable hardware accelerators on Zynq SoC. We implement high-performance JPEG decoder with reconfigurable 2D IDCT hardware accelerators to achieve maximum performance available on the platform. In this system, up to four reconfigurable hardware accelerators synchronized with SW threads can be dynamically reconfigured to provide adaptive computing capabilities according to the given image resolution and the compression ratio. JPEG decoding is operated using images with resolutions 480p, 720p, 1080p at the compression ratio of 7:1-109:1. We show that significant performance improvements are achieved as the image resolution or the compression ratio increase. For 1080p resolution, the performance improvement is up to 79.11 times with throughput speed of 99 fps at the compression ratio 17:1.

본 논문에서는 Zynq SoC 환경에서 재구성 가능한 하드웨어 가속기를 지원하는 멀티쓰레딩 시스템을 제안한다. 압축된 정지 영상의 픽셀 데이터를 복원하는 고성능 JPEG 디코더를 구현하고 2D-IDCT 함수를 재구성 가능한 하드웨어 가속기로 설계하여 성능을 검증한다. 구현된 시스템에서 최대 4개의 재구성 가능한 하드웨어 가속기는 소프트웨어 쓰레드와 동기화되어 연산을 수행할 수 있으며 이미지 해상도와 압축률에 따라 다른 성능 향상을 보인다. 1080p 해상도 영상의 경우 17:1의 압축률에서 최대 79.11배의 성능 향상과 99fps의 throughput 속도를 보여준다.

Keywords

References

  1. Bryan Chan Jia Ching, Ab Al-Hadi Ab Rahman, Nabihah Ahmad, "Implementation of an $8{\times}8$ Discrete Cosine Transform on Programmable System-on-hip," Journal of Physics: Conference Series, Vol.1049, 2018. DOI: 10.1088/1742-6596/1049/1/012084
  2. Ahmed Ben Atitallah, Patrice Kadionik, Fahmi Ghozzi, Patrice Nouel, Nouri Masmoudi, Herve Levi, "An FPGA implementation of HW/SW codesign architecture for H.263 video coding," International Journal of Electronics and Communications, Vol.61, NO.9, pp.605-620 2007, DOI: 10.1016/j.aeue.2006.11.001
  3. Enno Lubbers and Marco Platzner. "ReconOS: Multithreaded Programming for Reconfigurable Computers," ACM Transactions on Embedded Computing Systems (TECS), Vol.9, No.1, 2009. DIO: 10.1145/1596532.1596540
  4. Xilinx, Zynq-7000 SoC Data Sheet: Overview (DS190), Xilinx, 2018.
  5. Xilinx, Vivado Design Suite User Guide Partial Reconfiguration (UG909), Xilinx, 2019.
  6. Xilinx, Partial Reconfiguration User Guide (UG702), Xilinx, 2013.
  7. Andreas Agne, Markus Happe, Ariane Keller, Enno Lubbers, Bernhard Plattner, Marco Platzner, Christian Plessl, "ReconOS: An Operating System Approach for Reconfigurable Computing," IEEE Micro, Vol.34, No.1, pp.60-71, 2013. DIO: 10.1109/MM.2013.110
  8. Jooheung Lee, Narayanan Vijaykrishnan, and Mary Jane Irwin, "Inverse discrete cosine transform architecture exploiting sparseness and symmetry properties," IEEE Transactions On Circuits And Systems For Video Technology, Vol.16, No.5, pp.655-662, 2006. DIO: 10.1109/TCSVT.2006.873155