Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지
DOI QR코드

DOI QR Code

Design of a Large-density MTP IP

대용량 MTP IP 설계

  • Kim, YoungHee (Dept. of Electronic Engineering, Changwon National University) ;
  • Ha, Yoon-Kyu (Dept. of Electronic Engineering, Changwon National University) ;
  • Jin, Hongzhou (Dept. of Electronic Engineering, Changwon National University) ;
  • Kim, SuJin (Magnachip Semiconductor) ;
  • Kim, SeungGuk (Magnachip Semiconductor) ;
  • Jung, InChul (Magnachip Semiconductor) ;
  • Ha, PanBong (Dept. of Electronic Engineering, Changwon National University) ;
  • Park, Seungyeop (Dept. of Electronic Engineering, Changwon National University)
  • Received : 2020.03.05
  • Accepted : 2020.03.20
  • Published : 2020.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

In order to reduce the manufacturing cost of MCU chips used in applications such as wireless chargers and USB-C, compared to DP-EEPROM (Double Poly EEPROM), which requires 3 to 5 additional process masks, it is even more necessary MTP(Multi-Time Programmable), which is less than one additional mask and have smaller unit cell size. In addition, in order to improve endurance characteristics and data retention characteristics of the MTP memory cell due to E/P(Erase / Program) cycling, the distribution of the VTP(Program Threshold Voltage) and the VTE(Erase Threshold Voltage) needs to be narrow. In this paper, we proposed a current-type BL S/A(Bit-Line Sense Amplifier) circuit, WM(Write Mask) circuit, BLD(BL Driver) circuit and a algorithm, which can reduce the distribution of program and VT and erase VT, through compare the target current by performing the erase and program pulse of the short pulse several times, and if the current specification is satisfied, the program or erase operation is no longer performed. It was confirmed that the 256Kb MTP memory fabricated in the Magnachip semiconductor 0.13㎛ process operates well on the wafer in accordance with the operation mode.

무선충전기, USB 타입-C 등의 응용에 사용되는 MCU 칩은 제조 원가를 줄이기 위해 3~5개의 추가 공정 마스크가 필요한 DP-EEPROM(Double Poly EEPROM)보다는 추가 마스크가 한 장 이내이면서 메모리 셀 사이즈가 작은 MTP(Multi-Time Programmable) 메모리가 요구된다. 그리고 E/P(Erase/Program) cycling에 따른 MTP 메모리 셀의 endurance 특성과 데이터 retention 특성을 좋게 하기 위해서 VTP(Program Threshold Voltage)와 VTE(Erase Threshold Voltage)의 산포는 좁은 것이 필요하다. 그래서 본 논문에서는 short pulse의 erase와 program pulse를 여러 번 수행하면서 목표 전류와 비교한 뒤 전류스펙을 만족하면 더 이상 program이나 erase 동작을 수행하지 않게 하므로 program VT 산포나 erase VT 산포를 줄이는 알고리즘과 current-type BL S/A(Bit-Line Sense Amplifier) 회로, WM(Write Mask) 회로, BLD(BL Driver) 회로를 제안하였다. 매그나칩반도체 0.13㎛ 공정으로 제작된 256Kb MTP 메모리 웨이퍼에서 동작 모드에 맞게 정상적으로 동작하는 것을 확인할 수 있다.

Keywords

References

  1. Y. Xu et al., "Design Techniques for a 30-ns Access Time 1.5-V 200-KB Embedded EEPROM Memory," IEEE Transactions on Circuits and Systems II: Express Briefs, Vol.63, No.11, pp.1064-1068, 2016. DOI: 10.1109/TCSII.2016.2548238
  2. R. Strenz, "Embedded Flash Technologies and their Applications: Status & Outlook," Proceedings of IEEE IEDM, pp.9.4.1-9.4.4, 2011. DOI: 10.1109/IEDM.2011.6131521
  3. B. Wang et al., "Opportunities and Challenges in Multi-times-programmable Floating-Gate Logic Non-Volatile Memories," pp.22-25, 2008. DOI: 10.1109/NVSMW.2008.12
  4. F. Xu et al., "Key Design Techniques of A 40ns 16K Bits Embedded EEPROM Memory," 2004 International Conference on Communications, Circuits and Systems, Vol.2, pp.1516-1520, 2004. DOI: 10.1109/ICCCAS.2004.1346462
  5. A. Conte et al., "A High-Performance Very Low-Voltage Current Sense Amplifier for Nonvolatile Memory," IEEE J. Solid-State Circuits, Vol.40, No.2, pp.507-514, 2005. DOI: 10.1109/JSSC.2004.840985
  6. G. S. Cho et al., "Design of a Small-Area, Low-Power, and High-Speed 128-KBit EEPROM IP for Touch-Screen Controllers," Journal of the Korean Institute of Maritime Information and Communication Sciences, Vol.13, No.12, pp.2633-2640, 2009.
  7. Y. H. Kim et al., "Design of a Fast 256Kb EEPROM for MCU," JKIICE, Vol.19, No.3, pp. 567-574, 2015. DOI: 10.6109/jkiice.2015.19.3.567
  8. Heon Park et al., "Design of a Cell Verification Module for Large-Density EEPROMs," JKIIECT, Vol.10, No.2, pp.176-183, 2017. DOI: 10.17661/jkiiect.2017.10.2.176
  9. Y. H. Kim et al., "Design of 40ns 512Kb EEPROM IP," Proceedings of the 4th ICIECT 2018, pp.245-246, 2018. DOI: 10.17661/jkiiect.2017.10.5.455
  10. Y. H. Kim et al., "Design of MTP memory IP using vertical PIP capacitor," JKIIECT, 2020.
  11. Y. K. Kim et al., "Design of Multi-time Programmable Memory for PMICs," ETRI journal, Vol.37, No.6, pp.1188-1198, 2015. DOI: 10.4218/etrij.15.0114.1428
  12. H. Park et al., "Design of 512bit MTP IP for PMICs," Proceedings of AWAD conference, 2017.
  13. Y. H. Kim, "Non-Volatile Memory Design," GSINTERVISION, 2016.
  14. Y. H. Kim et al., "A Study on Memory Circuit Architecture," ETRI Research Report, 2017.