DOI QR코드

DOI QR Code

박막 패턴에 의한 기판의 응력 거동

Stress Behavior of Substrate by Thin Film Pattern

  • Nam, Myung Woo (Department of Electrical Engineering, Hyejeon College) ;
  • Hong, Soon Kwan (Department of Electrical Engineering, Hyejeon College)
  • 투고 : 2019.10.29
  • 심사 : 2020.01.03
  • 발행 : 2020.01.31

초록

IC 패키지와 같이 두께가 수백 마이크로미터 정도로 매우 얇은 기판에서 뒤틀림 불량을 일으키는 가장 큰 원인은 응력이다. 일반적으로 응력은 기판 위에 서로 다른 물질을 적층할 때, 결정구조 및 그에 따른 열팽창 계수의 차이로 인해 발생한다. 본 연구에서는 사각형의 박막 패턴이 적층된 기판에 발생하는 응력의 거동을 수치적으로 분석하였다. 먼저 기판 변위를 구하고, 이를 이용하여 기판 변형률과 응력을 구하였다. 박막 패턴의 가장자리에 인장력이 집중된 경우, 박막 패턴의 가장자리를 중심으로 수직 응력과 전단 응력이 발생한다. 수직 응력은 박막 패턴의 가장자리와 꼭짓점 부근에 발생한다. 전단 응력도 박막 패턴의 가장자리를 중심으로 발생하나 수직 응력과는 달리 꼭짓점 부근에는 나타나지 않는다. 또한 가장자리를 중심으로 전단 응력의 크기와 방향이 바뀌는 것을 확인할 수 있었다. 박막패턴 가장자리 힘이 동일할 때, 수직 응력은 전단 응력에 비해 10배 정도의 값을 나타내었다. 이는 뒤틀림 불량을 일으키는 가장 큰 원인이 수직 응력임을 나타낸다.

Stress is the main cause of warpage failure of very thin substrates with thickness of several hundred ㎛, such as IC packages. Stress usually results from differences in crystal structures and corresponding thermal expansion coefficients when depositing different substances on a substrate. In this study, the behaviors of stress occurring in substrates were numerically analyzed by the thin-film pattern of the rectangles stacked on the substrates. First, the substrate displacement was obtained and the substrate strain and stress were obtained using it. When the tensile force is concentrated at the edge of the thin film pattern, normal and shear stresses are generated around the edge of the thin film pattern. Normal stress occurs near the edges of the thin film pattern and the vertexes. Shear stress also occurs around the edge of the thin film pattern, but unlike normal stress, it does not appear near the vertexes. It was also confirmed that the magnitude and direction of shear stress are changed around the edge. When edge forces of thin-film pattern are equal, the normal stress was about 10 times larger than the shear stress. This indicates that normal stress is the biggest cause of warpage failure.

키워드

참고문헌

  1. Cheng Hsiang Liu, Jyun Ling Tsai, Hung Hsien Chang, Chang Lun Lu, Shih Ching Chen, " Integrated Process Characterization and Fabrication Challenges for 2.5D IC Packaging Utilizing Silicon Interposer with Backside Via Reveal Process", Proceedings of 2014 Electronic Components&Technology Conference, pp.1628-1634, May 2014. DOI: https://doi.org/10.1109/ECTC.2014.6897513
  2. John H. Lau, "Recent Advances and New Trends in Flip Chip Technology", J. Electronic Package, Vol.138, Issue3, Sep 2016. DOI: https://doi.org/10.1115/1.4034037
  3. W. Lin, "A Feasible Method to Predict Thin Package Actual Warpage Based on an FEM Model Integrated with Empirical Data", Proceedings of IEEE 65th Electronic Components and Technology Conference, May 2015. DOI: https://doi.org/10.1109/ECTC.2015.7159874
  4. SeonMo Gu, Billy Ahn, MyoungSu Chae, Seng Guan Chow, Gwang Kim and Eric Ouyang, "Impact of Copper Densities of Substrate Layers on the Warpage of IC Packages", Journal of the Microelectronics & Packaging Society, Vol.20, No.4, pp.59-63. 2013. DOI: http://dx.doi.org/10.6117/kmeps.2013.20.4.059
  5. Y. Sawada, K. Harada, H. Fujioka, "Study of Package Warp Behavior for High Performance Flip-Chip BGA", Microelectronics Reliability, Vol.43, Issue.3, pp.465-471, March 2003. DOI: http://dx.doi.org/10.1016/S0026-2714(02)00294-9
  6. Cha Gyu Song, Sung-Hoon Choa, "Numerical Study of Warpage and Stress for the Ultra Thin Package", Journal of the Microelectronics & Packaging Society, Vol.17, No.4, pp.49-60, 2010.
  7. Soon kwan Hong, "An Analysis of the Substrate Displacement by the Thin Film Pattern", Proceedings of KAIS(The Korea Academical-Industrial cooperation Society) Autumn Conference, pp.154-156, Dec. 2015.
  8. L. D. Landau, E. M. Lifshitz, "Theory of Elasticity", Pergamon Press, 3rd Edition, Chap1, 1976.
  9. S. Timoshenko, J. N. Goodier, "Theory of Elasticity", McGraw-HILL Book Company, 2nd Edition, Chap1, 1951.