Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지
DOI QR코드

DOI QR Code

Design of Subthreshold SRAM Array utilizing Advanced Memory Cell

개선된 메모리 셀을 활용한 문턱전압 이하 스태틱 램 어레이 설계

  • Kim, Taehoon (School of Electronics Engineering, Kyungpook National University) ;
  • Chung, Yeonbae (School of Electronics Engineering, Kyungpook National University)
  • Received : 2019.09.04
  • Accepted : 2019.09.26
  • Published : 2019.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper suggests an advanced 8T SRAM which can operate properly in subthreshold voltage regime. The memory cell consists of symmetric 8 transistors, in which the latch storing data is controlled by a column-wise assistline. During the read, the data storage nodes are temporarily decoupled from the read path, thus eliminating the read disturbance. Additionally, the cell keeps the noise-vulnerable 'low' node close to the ground, thereby improving the dummy-read stability. In the write, the boosted wordline facilitates to change the contents of the memory bit. At 0.4 V supply, the advanced 8T cell achieves 65% higher dummy-read stability and 3.7 times better write-ability compared to the commercialized 8T cell. The proposed cell and circuit techniques have been verified in a 16-kbit SRAM array designed with an industrial 180-nm low-power CMOS process.

본 논문에서는 트랜지스터의 문턱전압 보다 낮은 초저전압 환경에서도 안정적으로 동작할 수 있는 8T SRAM에 대해 기술하였다. 제안한 메모리 셀은 대칭적인 8개의 트랜지스터로 구성되며, 셀 내부의 데이터 저장 래치는 열 방향의 보조라인을 통해 제어된다. 읽기동작 시, 데이터 저장노드와 비트라인이 동적으로 분리되어 비트라인으로부터 교란을 받지 않는다. 또한, 노이즈에 민감한 '0'-노드 전압상승이 낮아 dummy-read 안정도가 높다. 아울러, 제안한 셀은 쓰기능력을 높이기 위해 boosting 전압을 사용한다. 상용화된 8T SRAM 셀과 비교했을 때, 제안한 셀의 dummy-read 마진과 쓰기마진이 0.4 V 전원 전압에서 각각 65%, 3.7배 향상된 안정성을 보이며, 공정변화에 따른 안정도의 내성이 더 우수하다. 활용 예시를 위해 산업체에서 제공하는 180 nm CMOS 공정으로 SRAM 회로를 설계하여 그 동작 및 성능을 검증하였다.

Keywords

References

  1. L. Chang, R. K. Montoye, Y. Nakamura, K. A. Batson, R. J. Eickemeyer, R. H. Dennard, W. Haensch, and D. Jamsek, "An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches," IEEE J. Solid-State Circuits, vol.43, no.4, pp.956-963, 2008. DOI: 10.1109/JSSC.2007.917509
  2. T. -H. Kim, J. Liu, J. Keane, and C. H. Kim, "A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing," IEEE J. Solid-State Circuits, vol.43, no.2, pp. 518-529, 2008. DOI: 10.1109/JSSC.2007.914328
  3. B. H. Calhoun and A. P. Chandrakasan, "A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation," IEEE J. Solid-State Circuits, vol.42, no.3, pp.680-688, 2007. DOI: 10.1109/JSSC.2006.891726
  4. S. Pal and A. Islam, "9-T SRAM cell for reliable ultralow-power applications and solving multibit soft-error issue," IEEE Trans. on Device and Materials Reliability, vol.16, no.2, pp.172-182, 2016. DOI: 10.1109/TDMR.2016.2544780
  5. C. B. Kushwah and S. K. Vishvakarma, "A single-ended with dynamic feedback control 8T subthreshold SRAM cell," IEEE Trans. on VLSI Systems, vol.24, no.1, pp.373-377, 2016. DOI: 10.1109/TVLSI.2015.2389891
  6. I. J. Chang, J. -J. Kim, S. P. Park, and K. Roy, "A 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS," IEEE J. Solid-State Circuits, vol.44, no.2, pp.650-658, 2009. DOI: 10.1109/JSSC.2008.2011972
  7. J. P. Kulkarni, K. Kim, and K. Roy, "A 160 mV robust Schmitt trigger based subthreshold SRAM," IEEE J. Solid-State Circuits, vol.42, no.10, pp. 2303-2313, 2007. DOI: 10.1109/JSSC.2007.897148
  8. L. Atias, A. Teman, R. Giterman, P. Meinerzhagen, and A. Fish, "A low-voltage radiation-hardened 13T SRAM bitcell for ultralow power space applications," IEEE Trans. on VLSI Systems, vol.24, no.8, pp.2622-2633, 2016. DOI: 10.1109/TVLSI.2016.2518220
  9. R. Pelliconi, D. Iezzi, A. Baroni, M. Pasotti, and P. L. Rolandi, "Power efficient charge pump in deep submicron standard CMOS technology," IEEE J. Solid-State Circuits, vol.38, no.6, pp. 1068-1071, 2003. DOI: 10.1109/JSSC.2003.811991