Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지
DOI QR코드

DOI QR Code

A Clock System including Low-power Burst Clock-data Recovery Circuit for Sensor Utility Network

Sensor Utility Network를 위한 저전력 Burst 클록-데이터 복원 회로를 포함한 클록 시스템

  • Song, Changmin (Department of Electronic Engineering, Graduate School, Kumoh National Institute of Technology) ;
  • Seo, Jae-Hoon (Autosilicon) ;
  • Jang, Young-Chan (Department of Electronic Engineering, Graduate School, Kumoh National Institute of Technology)
  • Received : 2019.09.05
  • Accepted : 2019.09.25
  • Published : 2019.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

A clock system is proposed to eliminate data loss due to frequency difference between sensor nodes in a sensor utility network. The proposed clock system for each sensor node consists of a bust clock-data recovery (CDR) circuit, a digital phase-locked loop outputting a 32-phase clock, and a digital frequency synthesizer using a programmable open-loop fractional divider. A CMOS oscillator using an active inductor is used instead of a burst CDR circuit for the first sensor node. The proposed clock system is designed by using a 65 nm CMOS process with a 1.2 V supply voltage. When the frequency error between the sensor nodes is 1%, the proposed burst CDR has a time jitter of only 4.95 ns with a frequency multiplied by 64 for a data rate of 5 Mbps as the reference clock. Furthermore, the frequency change of the designed digital frequency synthesizer is performed within one period of the output clock in the frequency range of 100 kHz to 320 MHz.

본 논문에서는 센서 유틸리티 네트워크에서 센서 노드들 사이의 주파수 차이로 인한 데이터 손실을 제거하기 위한 클록 시스템이 제안된다. 각 센서 노드를 위한 제안된 클록 시스템은 버스트 클록-데이터 복원 회로, 32-위상 클록을 출력하는 디지털 위상 고정 루프, 그리고 프로그래밍 가능한 개방형 루프 분수 분할기를 사용하는 디지털 주파수 합성기로 구성된다. 첫번째 센서 노드에는 버스트 클록-데이터 복원 회로 대신 능동 인덕터를 사용하는 CMOS 발진기가 사용된다. 제안된 클록 시스템은 1.2 V 공급 전압을 이용하는 65nm CMOS 공정에서 설계된다. 센서 노드들 사이의 주파수 오류가 1%일 때, 제안하는 버스트 클록-데이터 복원 회로는 기준 클록으로 5Mbps 데이터 속도에 대해 64배 체배된 주파수를 가짐으로 4.95 ns의 시간지터를 가진다. 설계된 디지털 주파수 합성기의 주파수 변경은 100 kHz에서 320 MHz의 주파수 범위에서 출력 클록의 한 주기 내에 수행된다.

Keywords

References

  1. I. F. Akyildiz, W. Su, Y. Sankarasubramaniam, and E. Cayirci, "A survey on sensor networks," IEEE Communication Magazine, pp.102-114, 2002. DOI: 10.1109/MCOM.2002.1024422
  2. C.-Y. Chong and S. P. Kumar, "Sensor Networks: Evolution, opportunities and challenged," Proceedings of The IEEE, vol.91, no.8, pp.1247-1256, 2003. DOI: 10.1109/JPROC.2003.814918
  3. V. Potdar, A. Sharif, and E. Chang, "Wireless sensor networks: A survey," IEEE International Conference on Advanced Information Networking and Applications Workshops, pp.636-641, 2009. DOI: 10.1016/S1389-1286(01)00302-4
  4. M.P.A. M. Aarthy and V.R. S. Dhulipala, "Energy Conservation at Node Level using a Wake-up Scheme in wireless Sensor Networks," IEEE International Conference on Emerging Trends in Electrical and Computer Technology, pp.1115-1118, 2011. DOI: 10.1109/ICETECT.2011.5760286
  5. J. Verd, A. Uranga, G. Abadal, J. L. Teva, F. Torres, J. Lopez, F. Perez-Murano, J. Esteve, and N. Barniol, "Monolithic CMOS MEMS Oscillator Circuit for Sensing in the Attogram Range," IEEE Electron Device Letters, vol.29, no.2, pp.146-148, 2008. DOI: 10.1109/LED.2007.914085
  6. M. S. McCorquodale1, S. M. Pernia1, J. D. O'Day, G. Carichner, E. Marsman, N. Nguyen, S. Kubba, S. Nguyen, J. Kuhn, and R.B. Brown, "A 0.5-to-480MHz Self-Referenced CMOS Clock Generator with 90ppm Total Frequency Error and Spread-Spectrum Capability," IEEE International Solid-State Circuits Conference, pp.350-351, 2008. DOI: 10.1109/ISSCC.2008.4523201
  7. F. Haddad, I. Ghorbel, and W. Rahajandraibe, "Multi-band Inductor-less VCO for IoT Applications," IEEE International Symposium on Circuits and Systems, pp.1798-1801, 2017. DOI: 10.1109/ISCAS.2017.8050738
  8. V. Kratyuk, P. K. Hanumolu, U.-K. Moon, and K. Mayaram, "A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy," IEEE Transactions on Circuit and Systems-II: Express Briefs, vol.54, no.3, pp.247-251, 2007. DOI: 10.1109/TCSII.2006.889443
  9. S.-H. Shin, P.-H. Lee, J.-W. Park, Y.-J. Hwang, and Y.-C. Jang, "0.5 kHz-32 MHz Digital Fractional-N Frequency Synthesizer with Burst-Frequency Switch," IEEE International Symposium on Circuits and Systems, pp.246-249, 2017. DOI: 10.1109/iscas.2017.8050286
  10. I. W. Seo and K-H. Kim. "Digital phase interpolator for controlling delay time and method thereof," KR Patent 10-0378202, filed 4, 2003.