The Transactions of the Korean Institute of Electrical Engineers P (전기학회논문지P)

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지
DOI QR코드

DOI QR Code

A Design of an AES-based Security Chip for IoT Applications using Verilog HDL

IoT 애플리케이션을 위한 AES 기반 보안 칩 설계

  • Park, Hyeon-Keun (Dept. of Information Security Engineering, Sang Myung University) ;
  • Lee, Kwangjae (Dept. of Information Security Engineering, Sang Myung University)
  • Received : 2018.02.13
  • Accepted : 2018.02.26
  • Published : 2018.03.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we introduce an AES-based security chip for the embedded system of Internet of Things(IoT). We used Verilog HDL to implement the AES algorithm in FPGA. The designed AES module creates 128-bit cipher by encrypting 128-bit plain text and vice versa. RTL simulations are performed to verify the AES function and the theory is compared to the results. An FPGA emulation was also performed with 40 types of test sequences using two Altera DE0-Nano-SoC boards. To evaluate the performance of security algorithms, we compared them with AES implemented by software. The processing cycle per data unit of hardware implementation is 3.9 to 7.7 times faster than software implementation. However, there is a possibility that the processing speed grow slower due to the feature of the hardware design. This can be solved by using a pipelined scheme that divides the propagation delay time or by using an ASIC design method. In addition to the AES algorithm designed in this paper, various algorithms such as IPSec can be implemented in hardware. If hardware IP design is set in advance, future IoT applications will be able to improve security strength without time difficulties.

Keywords

References

  1. E. Brown, "Who Needs the Internet of Things?," linux.com, Oct. 2016.
  2. Verizon, "State of the Market : Internet of Things 2017," Verizon, New York, 2017.
  3. M. Hossain et al., "Towards an analysis of security issues, challenges, and open problems in the internet of things," in 2015 IEEE World Congr. on Services, 2015.
  4. M. Popa et al., "Privacy and Security in Connected Vehicles Ecosystems," Informatica Economica 21.4, pp. 29-40, 2017. https://doi.org/10.12948/issn14531305/21.4.2017.03
  5. C. Wootton, "Samsung ARTIK Reference: The Definitive Developers Guide," Apress, 2016.
  6. Advanced Encryption Standard (AES), Federal Information Processing Standards Publication 197, Nov. 2001.
  7. Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications Amendment 6: Medium Access Control (MAC) Security Enhancements, IEEE Std 802.11i-2004, 2004.
  8. J. Daemen and V. Rijmen, "AES proposal: Rijndael," 1999.
  9. J. Daintith and E. Wright, "A Dictionary of Computing (6ed)," Oxford University Press, 2008.
  10. I. Kuon and J. Rose, "Measuring the gap between FPGAs and ASICs," in Proc. 2006 ACM/SIGDA 14th Int. Symp. on Field Programmable Gate Arrays, Monterey, California, 2006.
  11. D. J. Bernstein and P. Schwabe, "New AES Software Speed Records," in 9th Int. Conf. on Cryptology, Kharagpur, India, pp. 322-336, 2008.
  12. D. A. Patterson and J. L. Hennessy, "Computer Organization and Design MIPS Edition: The Hardware/Software Interface," Newnes, 2013.
  13. T. Rahman et al., "Design of a High Throughput 128-bit AES (Rijndael Block Cipher)," in Proc. Int. Multi Conf. Engineers and Comput. Scientists, Hong Kong, 2010.