DOI QR코드

DOI QR Code

Power Semiconductor SMD Package Embedded in Multilayered Ceramic for Low Switching Loss

  • Jung, Dong Yun (ICT Materials & Components Research Laboratory, ETRI) ;
  • Jang, Hyun Gyu (ICT Materials & Components Research Laboratory, ETRI) ;
  • Kim, Minki (ICT Materials & Components Research Laboratory, ETRI) ;
  • Jun, Chi-Hoon (ICT Materials & Components Research Laboratory, ETRI) ;
  • Park, Junbo (ICT Materials & Components Research Laboratory, ETRI) ;
  • Lee, Hyun-Soo (ICT Materials & Components Research Laboratory, ETRI) ;
  • Park, Jong Moon (ICT Materials & Components Research Laboratory, ETRI) ;
  • Ko, Sang Choon (ICT Materials & Components Research Laboratory, ETRI)
  • Received : 2017.02.13
  • Accepted : 2017.08.16
  • Published : 2017.12.01

Abstract

We propose a multilayered-substrate-based power semiconductor discrete device package for a low switching loss and high heat dissipation. To verify the proposed package, cost-effective, low-temperature co-fired ceramic, multilayered substrates are used. A bare die is attached to an embedded cavity of the multilayered substrate. Because the height of the pad on the top plane of the die and the signal line on the substrate are the same, the length of the bond wires can be shortened. A large number of thermal vias with a high thermal conductivity are embedded in the multilayered substrate to increase the heat dissipation rate of the package. The packaged silicon carbide Schottky barrier diode satisfies the reliability testing of a high-temperature storage life and temperature humidity bias. At $175^{\circ}C$, the forward current is 7 A at a forward voltage of 1.13 V, and the reverse leakage current is below 100 lA up to a reverse voltage of 980 V. The measured maximum reverse current ($I_{RM}$), reverse recovery time ($T_{rr}$), and reverse recovery charge ($Q_{rr}$) are 2.4 A, 16.6 ns, and 19.92 nC, respectively, at a reverse voltage of 300 V and di/dt equal to $300A/{\mu}s$.

Keywords

References

  1. H.S. Lee et al., "0.34 $V_T$ AlGaN/GaN-on-Si Large Schottky Barrier Diode with Recessed Dual Anode Metal," IEEE Electr. Device Lett., vol. 36, no. 11, Nov. 2015, pp. 1132-1134. https://doi.org/10.1109/LED.2015.2475178
  2. D. Ueda, "Renovation of Power Devices by GaN-Based Materials," IEEE Int. Electron. Devices Meeting (IEDM), Washington, DC, USA, Dec. 7-9, 2015, pp. 16.4.1-16.4.4.
  3. Y.R. Park et al., "Normally-off GaN MIS-HEMT Using a Combination of Recessed-Gate Structure and CF4 Plasma Treatment," Physica Status Solidi-A, vol. 212, no. 5, May 2015, pp. 1170-1173. https://doi.org/10.1002/pssa.201431737
  4. D. Reusch and H. Strydom, "Evaluation of Gallium Nitride Transistors in High Frequency Resonant and Soft-Switching DC-DC Converters," IEEE Trans Power Electron, vol. 30, no. 9, Sept. 2015, pp. 5151-5158. https://doi.org/10.1109/TPEL.2014.2364799
  5. D.Y. Jung et al., "Design and Evaluation of Cascode GaN FET for Switching Power Conversion Systems," ETRI J., vol. 39, no. 1, Feb. 2017, pp. 62-68. https://doi.org/10.4218/etrij.17.0116.0173
  6. H. Yano et al., "Threshold Voltage Instability in 4H-SiC MOSFETs with Phosphorus-Doped and Nitrided Gate Oxides," IEEE Trans. Electr. Devices, vol. 62, no. 2, Feb. 2015, pp. 324-332. https://doi.org/10.1109/TED.2014.2358260
  7. C. Dimarino, R. Burgos, and D. Boroyevich, "High-Temperature Silicon Carbide - Characterization of State-ofthe-Art Silicon Carbide Power Transistors," IEEE Ind. Electron. Mag., vol. 9, no. 3, Sept. 2015, pp. 19-30. https://doi.org/10.1109/MIE.2014.2360350
  8. Z. Liu et al., "Package Parasitic Inductance Extraction and Simulation Model Development for the High-Voltage Cascode GaN HEMT," IEEE Trans. Power Electron., vol. 29, no. 4, Apr. 2014, pp. 1977-1985. https://doi.org/10.1109/TPEL.2013.2264941
  9. W. Zhang et al., "A New Package of High-Voltage Cascode Gallium Nitride Device for Megahertz Operation," IEEE Trans. Power Electron., vol. 31, no. 2, Feb. 2016, pp. 1344-1353. https://doi.org/10.1109/TPEL.2015.2418572
  10. W.J. Chang et al., "Design of Parasitic Inductance Reduction in GaN Cascode FET for High-Efficiency Operation," ETRI J., vol. 38, no. 1, Feb. 2016, pp. 133-140. https://doi.org/10.4218/etrij.16.0115.0019
  11. M. Pavier et al., "High Frequency DC: DC Power Conversion: the Influence of Package Parasitics," IEEE Appl. Power Electron. Conf. Expo. (APEC 2003), Miami Beach, FL, USA, Feb. 9-13, 2003, pp. 699-704.
  12. T. Meade et al., "Parasitic Inductance Effect on Switching Losses for a High Frequency DC-DC Converter," IEEE Appl. Power Electron. Conf. Expo., Austin, TX, USA, Feb. 24-28, 2008, pp. 3-9.
  13. D.Y. Jung et al., "Multi-layer Substrate Based Power Semiconductor Package for Low Parasitic Inductance and High Heat Transfer," Asia-Pacific Workshop Fundam. Applicat. Adv. Semicond. Devices (AWAD 2016), Hakodate, Japan, July 4-6, 2016, pp. 283-285.
  14. F.W. Grover, Inductance Calculations, Mineola, NY, USA: Dover Publications, 2009.
  15. Y. Jin, Z. Wang, and J. Chen, Introduction to Microsystems Packaging Technology, Boca Raton, FL, USA: CRC Press/Taylor & Francis, 2010.
  16. P. Haaf and J. Harper, "Understanding Diode Reverse Recovery and its Effect on Switching Losses," Fairchild Power Seminar, 2007, pp. A23-A33.
  17. Global Power Technology, Accessed 2017. http://www.globalpowertech.cn/english/index.asp

Cited by

  1. Efficiency improvement of a DC/DC converter using LTCC substrate vol.41, pp.6, 2017, https://doi.org/10.4218/etrij.2018-0551
  2. Power module stray inductance extraction: Theoretical and experimental analysis vol.43, pp.5, 2021, https://doi.org/10.4218/etrij.2020-0420
  3. Theoretical and experimental analysis of a venting clip to reduce stray inductance in high‐power conversion applications vol.43, pp.6, 2017, https://doi.org/10.4218/etrij.2021-0024