References
- M. M. Waldrop, "More than Moore," Nature, vol. 530, no. 7589, pp. 144-147, Feb. 2016. https://doi.org/10.1038/530144a
- C. Hu, "Future CMOS Scaling and Reliability," Proceedings of The IEEE, vol. 81, no. 5, pp. 682-689, May. 1993. https://doi.org/10.1109/5.220900
- J. Keane, X. Wang, D. Persaud, and C. H. Kim, "An All-In-One Silicon Odometer for Separately Monitoring HCI, BTI, and TDDB", IEEE Journal of Solid-State Circuits, vol. 45, no. 4, pp. 817-829, Apr. 2010. https://doi.org/10.1109/JSSC.2010.2040125
- LL. Lewyn, T. Ytterdal, C. Wulff, and K. Martin, "Analog Circuit Design in Nanoscale CMOS Technology", Proceedings of The IEEE, vol. 97, no. 10, pp. 1687-1714. Oct. 2009. https://doi.org/10.1109/JPROC.2009.2024663
- A. Bravaix, and C. Guerin, "Hot-Carrier Acceleration Factors for Low Power Management in DC-AC stressed 40nm NMOS node at High Temperature", IEEE International Reliability Physics Symposium, pp. 531-548, Apr. 2009.
- M. Koyanagi, et al, "Hot-Electron-Induced Punchthrough (HEIP) Effect in Submicrometer PMOSFET's," IEEE Transactions on Electron Devices, vol. ED-34, No. 4, Apr. 1987.
- P. M. Lee, T. Garfinkel, P. K. Ko, and C. Hu, "Simulating the competing effects of P- and NMOSFET hot-carrier aging in CMOS circuits," IEEE Transactions on Electron Devices, vol. 41, no. 5, pp. 852-853, May. 1994. https://doi.org/10.1109/16.285044
- HJ. Jeon, "Standby leakage power reduction technique for nanoscale CMOS VLSI systems," IEEE Transactions on Instrumentation and Measurement, vol. 59, No. 5, May. 2010.
- Y. Pan, "A physical-based analytical model for the hot-carrier induced saturation current degradation of P-MOSFET's," IEEE Transactions on Electron Devices, vol. 41, no. 1, pp. 84-89, Jan. 1994. https://doi.org/10.1109/16.259624
- C-G. Chyau, and S-L. Jang, "A compact pre- and post-stress I-V Model for submicrometer buriedchannel pMOSFETs," IEEE Transactions on Electron Devices, vol. 45, no. 10, pp. 2167-2178, Oct. 1998. https://doi.org/10.1109/16.725251
- Y-S. Chen, and S-L. Jang, "A complete asymmetric drain current model for post-stress submicron pMOSFET's," IEEE International Symposium on VLSI Technology, pp. 250-254, Jun. 1997.
- W. H. Qin, W. K. Chim, D. S. H. Chan, and C. L. Lou, "Modelling the degradation in the subthreshold characteristics of submicrometre LDD PMOSFETs under hot-carrier stressing," Semiconductor Science Technology, vol. 13, no. 5, pp. 453-459, Feb. 1998. https://doi.org/10.1088/0268-1242/13/5/003
- C. M. Compagnoni, A. Pirovano, and A. L. Lacaita, "Degradation dynamics for deep scaled p-MOSFET's during hot-carrier stress," in Proceedings of the ESSDERC, vol. 32, Sept. 2002, pp. 559-562.
- K. C. Cheng, J. Lee, J. W. Lyding, Y. K. Kim, Y. W. Kim, and K. P. Suh, "Separation of hot-carrierinduced interface trap creation and oxide charge trapping in PMOSFETs studied by hydrogen/deuterium isotope effect," IEEE Electron Device Letters, vol. 22, no. 4, pp. 188-190, Apr. 2001. https://doi.org/10.1109/55.915609
- K. Hofmann, S. Holzhauser, and C. Y. Kuo, "A comprehensive analysis of NFET degradation due to off-state stress," IEEE Electron Device Letters, vol. 22, no. 4, pp. 188-190, Apr. 2001. https://doi.org/10.1109/55.915609
- M. Brox, A. Schwerin, Q. Wang, and W. Weber, "A model for the time- and bias-dependence of p-MOSFET degradation," IEEE Transactions on Electron Devices, vol. 41, no. 7, pp. 1184-1196, Jul. 1994. https://doi.org/10.1109/16.293346