JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Area and Power Efficient VLSI Architecture for Two Dimensional 16-point Modified Gate Diffusion Input Discrete Cosine Transform

  • Thiruveni, M. (PSNA College of Engineering and Technology) ;
  • Shanthi, D. (PSNA College of Engineering and Technology)
  • Received : 2015.12.17
  • Accepted : 2016.02.16
  • Published : 2016.08.30
Download PDF
⟨ Previous Next ⟩

Abstract

The two-dimensional (2D) Discrete Cosine Transform (DCT) is used widely in image and video processing systems. The perception of human visualization permits us to design approximate rather than exact DCT. In this paper, we propose a digital implementation of 16-point approximate 2D DCT architecture based on one-dimensional (1D) DCT and Modified Gate Diffusion Input (MGDI) technique. The 8-point 1D Approximate DCT architecture requires only 12 additions for realization in digital VLSI. Additions can be performed using the proposed 8 transistor (8T) MGDI Full Adder which reduces 2 transistors than the existing 10 transistor (10T) MGDI Full Adder. The Approximate MGDI 2D DCT using 8T MGDI Full adders is simulated in Tanner SPICE for $0.18{\mu}m$ CMOS process technology at 100MHZ.The simulation result shows that 13.9% of area and 15.08 % of power is reduced in the 8-point approximate 2D DCT, 10.63 % of area and 15.48% of power is reduced in case of 16-point approximate 2D DCT using 8 Transistor MGDI Full Adder than 10 Transistor MGDI Full Adder. The proposed architecture enhances results in terms of hardware complexity, regularity and modularity with a little compromise in accuracy.

Keywords

References

  1. M. Rezaei, S. Wenger and M. Gabbouj, "Video rate control for streaming and local recording optimized for mobile devices," in Proc. IEEE 16th International Symposium Personal, Indoor Mobile Radio Communications (PIMRC), vol. 4, 2005.
  2. K. Lengwehasatit and A. Ortega, "Scalable variable complexity approximate forward DCT," IEEE Transactions on Circuits System. Video Technology, vol. 14, no. 11, 2004.
  3. Arkadiy Morgenshtein, Viacheslav Yuzhaninov, Alexey Kovshilovsky, Alexander Fish, "Full-Swing Gate Diffusion Input logic-Case-study of lowpower CLA adder design" INTEGRATION, the VLSI journal, vol. 47, no.1, 2014.
  4. Pankaj Verma, Ruchi Singh and Y. K. Mishra, "Modified GDI Technique - A Power Efficient Method for Digital Circuit Design" International Journal of Electronics and Computer Science Engineering, vol. 2, no. 4, 2013.
  5. S. Bouguezel, M. O. Ahmad, and M. N. S.Swamy, "Low-complexity 8x8 transform for image compression", Electronics Letter, vol. 44, no. 21, 2008.
  6. S. Bouguezel, M. O. Ahmad, and M. N. S. Swamy, "A low-complexity parametric transform for image compression" in Proceedings of the IEEE International Symposium on Circuits and Systems, 2011.
  7. R. J. Cintra and F. M. Bayer, "A DCT approximation for image compression", IEEE Signal Processing Letter, vol. 18 no. 10, 2011.
  8. F. M. Bayer and R. J. Cintra, "DCT-like transform for image compression requires 14 additions only", Electronics Letter, Vol. 48, no .15, 2012.
  9. U. S. Potluri, A. Madanayake, R. J. Cintra, F. M. Bayer, and N. Rajapaksha, "Multiplier-free DCT approximations for RF multi-beam digital aperturearray space imaging and directional sensing" Meas. Sci. Technol., vol. 23, no. 11, 2012.
  10. Uma Sadhvi Potluri, Arjuna Madanayake, Renato J. Cintra, Fábio M. Bayer, Sunera Kulasekera, and Amila Edirisuriya, "Improved 8-Point Approximate DCT for Image and Video Compression Requiring Only 14 Additions", IEEE Transactions on circuits and systems-I: Regular Papers, vol. 61, no. 6, 2014.
  11. Vaithiyanathan Dhandapani, seshasayanan Ramachandran, "Area and power efficient architecture for image compression", Eurasip journal of advances in signal processing, 2014.
  12. D. Vaithiyanathan, R. Seshayanan, "Low Power DCT architecture for image compression", proceeding of the international conference on advanced Computing and communication systems, 2013.
  13. D. Vaithiyanathan, R. Seshayanan, s. Anith, K. Kunaraj, "A Low complexity DCT approximation for image compression with 14 additions", proceeding of the international conference on Green Computing, Communication and Conservation of energy, 2013.
  14. Dhilip Kumar, Karthik Raja, Hari Kannan, Thiruveni, "A Novel Design of Low Power 8TCMOS Full Adder", International Journal of Applied Engineering and Research, vol. 10, no. 5, 2015.
  15. F. M. Bayer, R. J. Cintra, A. Edirisuriya, and A. Madanayake, "A digital hardware fast algorithm and FPGA-based prototype for a novel 16-point approximate DCT for image compression applications", Meas. Sci. Technol., vol. 23, no. 11, 2012.