JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A Two-Point Modulation Spread-Spectrum Clock Generator With FIR-Embedded Binary Phase Detection and 1-Bit High-Order ΔΣ Modulation

  • Xu, Ni (Institute of Microelectronics, Tsinghua University) ;
  • Shen, Yiyu (Institute of Microelectronics, Tsinghua University) ;
  • Lv, Sitao (Institute of Microelectronics, Tsinghua University) ;
  • Liu, Han (Institute of Microelectronics, Tsinghua University) ;
  • Rhee, Woogeun (Institute of Microelectronics, Tsinghua University) ;
  • Wang, Zhihua (Institute of Microelectronics, Tsinghua University)
  • Received : 2016.03.06
  • Accepted : 2016.04.24
  • Published : 2016.08.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper describes a spread-spectrum clock generation method by utilizing a ${\Delta}{\Sigma}$ digital PLL (DPLL) which is solely based on binary phase detection and does not require a linear time-to-digital converter (TDC) or other linear digital-to-time converter (DTC) circuitry. A 1-bit high-order ${\Delta}{\Sigma}$ modulator and a hybrid finite-impulse response (FIR) filter are employed to mitigate the phase-folding problem caused by the nonlinearity of the bang-bang phase detector (BBPD). The ${\Delta}{\Sigma}$ DPLL employs a two-point modulation technique to further enhance linearity at the turning point of a triangular modulation profile. We also show that the two-point modulation is useful for the BBPLL to improve the spread-spectrum performance by suppressing the frequency deviation at the input of the BBPD, thus reducing the peak phase deviation. Based on the proposed architecture, a 3.2 GHz spread-spectrum clock generator (SSCG) is implemented in 65 nm CMOS. Experimental results show that the proposed SSCG achieves peak power reductions of 18.5 dB and 11 dB with 10 kHz and 100 kHz resolution bandwidths respectively, consuming 6.34 mW from a 1 V supply.

Keywords

References

  1. H.-R. Lee et al., "A low-jitter 5000ppm spread spectrum clock generator for multi-channel SATA transceiver in $0.18{\mu}m$ CMOS," in ISSCC Dig. Tech. Papers, Feb. 2005, pp. 162-163.
  2. M. Kokubo et al., "Spread-spectrum clock generator for serial ATA using fractional PLL controlled by ${\Delta}{\Sigma}$ modulator with level shifter," in ISSCC Dig. Tech. Papers, Feb. 2005, pp.160-161
  3. S. Hwang et al., "A 0.076mm2 3.5GHz spreadspectrum clock generation with memoryless Newton-Raphson modulation profile in $0.13{\mu}m$ CMOS," in SSCC Dig. Tech. Papers, Feb. 2011, pp. 360-361.
  4. Y.-H. Kao and Y.-H. Hsieh, "A low-power and high-precision spread spectrum clock generator for serial advanced technology attachment applications using two-point modulation," IEEE Trans. Electromagn. Comp., vol. 51, no. 2, pp. 245-254, May 2009. https://doi.org/10.1109/TEMC.2008.2012115
  5. N. Da Dalt et al, "A low jitter triple-band digital LC PLL in 130nm CMOS", in Proc. ESSCIRC, Sept. 2004, pp. 371-374.
  6. D. Tasca et al., "A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and $560fs_{rms}$ integrated jitter at 4.5mW power," in ISSCC Dig. Tech. Papers, Feb. 2011, pp. 88-89.
  7. M. Ferriss and M. Flynn, "A 14mW fractional-N PLL modulator with a digital phase detector and frequency switching scheme," IEEE J. Solid-State Circuits, vol. 43, no. 11, pp. 2464-2471, Nov. 2008. https://doi.org/10.1109/JSSC.2008.2005435
  8. R. Nonis et al., "A $2.4ps_{rms}$-jitter digital PLL with multi-output bang-bang phase detector and phaseinterpolator- based fractional-N divider," in ISSCC Dig. Tech. Papers, Feb. 2013, pp. 356-357.
  9. A. Elkholy et al., "A 20-to-1000MHz ${\pm}14ps$ peakto- peak jitter reconfigurable multi-output all-digital clock generator using open-loop fractional dividers in 65nm CMOS," in ISSCC Dig. Tech. Papers, Feb. 2014, pp. 272-273.
  10. N. Xu et al., "A spread-spectrum clock generator with FIR-embedded binary phase detection and 1- bit high-order ${\Delta}{\Sigma}$ modulation," in Proc. IEEE ASSCC, Nov. 2015, pp. 1-4.
  11. X. Yu et al., "A 1GHz fractional-N PLL clock generator with low-OSR ${\Delta}{\Sigma}$ modulation and FIRembedded noise filtering," in ISSCC Dig. Tech. Papers, Feb. 2008, pp. 346-347.
  12. R. Staszewski, D. Leipold, and P. T. Balsara, "Justin- time gain estimation of an RF digitally controlled oscillator for digital direct frequency modulation," IEEE Trans. Circuits Syst. II, vol. 50, no. 11, Nov. 2003, pp. 887-892. https://doi.org/10.1109/TCSII.2003.819126
  13. H. K. Ahn et al., "VCO gain calibration technique for GSM/EDGE polar modulated transmitter," in Proc. IEEE RFIC, Jun. 2008, pp. 383-386.
  14. R. B. Staszewski et al., "LMS-based calibration of an RF digitally controlled oscillator for mobile phones," IEEE Trans. Circuits Syst. II, vol. 53, no. 3, Mar. 2006, pp.225-229.
  15. S. Jang et al., "An all-digital bang-bang PLL using two-point modulation and background gain calibration for spread spectrum clock generation," in Proc. VLSI Symp., June 2015, pp. 136-137.
  16. N. Xu, W. Rhee, and Z. Wang, "A hybrid loop twopoint modulator without DCO nonlinearity calibration by utilizing 1-bit high-pass modulation," IEEE J. Solid-State Circuits, vol. 49, pp. 2172-2186, Oct. 2014. https://doi.org/10.1109/JSSC.2014.2345021
  17. W. Zhang et al., "A phase-domain DS ranging method for FMCM radar receivers," IEEE Tran. Circuits and systems II: express briefs, vol. 60, no. 9, pp. 537-541, Sept. 2013. https://doi.org/10.1109/TCSII.2013.2268637