DOI QR코드

DOI QR Code

SPD를 이용한 2.4 GHz PLL의 위상잡음 분석

Phase Noise Analysis of 2.4 GHz PLL using SPD

  • 채명호 (국방과학연구소 제2기술연구본부) ;
  • 김지흥 (국방과학연구소 전자전체계단) ;
  • 박범준 (국방과학연구소 전자전체계단) ;
  • 이규송 (국방과학연구소 전자전체계단)
  • Chae, Myeoung-ho (The 2nd Research and Development Institute, Agency for Defence Development) ;
  • Kim, Jee-heung (Electronic Warfare PMO, Agency for Defense Development) ;
  • Park, Beom-jun (Electronic Warfare PMO, Agency for Defense Development) ;
  • Lee, Kyu-song (Electronic Warfare PMO, Agency for Defense Development)
  • 투고 : 2015.10.07
  • 심사 : 2016.04.29
  • 발행 : 2016.06.05

초록

In this paper, phase noise analysis result for 2.4 GHz PLL(phase locked loop) using SPD(sample phase detector) is proposed. It can be used for high performance frequency synthesizer's LO(local oscillator) to extend output frequency range or for LO of offset PLL to reduce a division rate or for clock signal of DDS(direct digital synthesizer). Before manufacturing, theoretical estimation of PLL's phase noise performance should be performed. In order to calculate phase noise of PLL using SPD, Leeson model is used for modeling phase noise of VCO(voltage controlled oscillator) and OCXO(ovened crystal oscillator). After theoretically analyzing phase noise of PLL, optimized loop filter bandwidth was determined. And then, phase noise of designed loop filter was calculated to find suitable OP-Amp. Also, the calculated result of phase noise was compared with the measured one. The measured phase noise of PLL was -130 dBc/Hz @ 10 kHz.

키워드

참고문헌

  1. Alexander Chenakin, "Frequency Synthesizers Concept to Product," Artech House, 2011.
  2. Zvi Galani, "An Overview of Frequency Synthesizers for Radars," IEEE Transactions on Microwave Theory and Techniques, Vol. 39, No. 5, May 1991.
  3. Beom-Jun Park, Dong-Chul Park, "Design and Fabrication of 0.5 - 4 GHz Low Phase Noise Frequency synthesizer," The Journal of Korean Insititute of Electromagnetic Engineering and Science, Vol. 26, No. 3, pp 333-341, Mar. 2015. https://doi.org/10.5515/KJKIEES.2015.26.3.333
  4. Rodolphe Boudot, Eurico Rubiola, "Phase Noise in RF and Microwave Amplifiers," IEEE Transactions on Ultrasonics Ferroelectrics and Frequency Control, Vol. 59, No. 12, pp. 2613-2624, Dec. 2012. https://doi.org/10.1109/TUFFC.2012.2502
  5. Floyd M. Gardner, "Phaselock Techniques," A John Wiley & Sons, 2005.
  6. Young Wan Kim, "Phase Noise Model of Single Loop Frequency Synthesizer," IEEE Transactions on Broadcasting, pp. 112-119, March 2008.
  7. A. Brillant, "Understanding Phase-Locked DRO Design Aspects," Microwave J. Sep. 2000.
  8. O. Badamgarav, et. al, "Design of Phase Locking Loopfilter Using Sampling Phase Detector for Ku-Band Dielectric Resonator Oscillator," Vol. 19, No. 10, pp. 1147-1158, Sep. 2008. https://doi.org/10.5515/KJKIEES.2008.19.10.1147
  9. Eric Drucker, "Model PLL Dynamics and Phase- Noise Performance," Microwave & RF, May 2000.
  10. Jason Breitbarth, "Design and Characteriztion of Low Phase Noise Noise Microwave Circuits," University of Colorado, 2006.
  11. Texas Instruments, "AN-104 Noise Specs Confusing?," Available : www.ti.com
  12. Myoung-Ho Chae, et. al, "Design and Phase noise Analysis of 2.4 GHz Low Phase Noise PLL," KIMST Annual Conference Proceedings, Jun. 2015.