References

1. B. K. Casper, M. Haycok, and R. Mooney, "An accurate and efficient analysis method for multi-Gbps chip-to-chip signaling schemes", IEEE Symposium on VLSI Circuits Digest of Technical Papers, pp. 54-57, Jun. 2002.
2. D. Oh, High-Speed Signaling : Jitter Modeling, Analysis, and Budgeting, Chap. 8, Prentice Hall, 2011.
3. J. Kim, J. Lee, S. Cho, C. Hwang, C. Yoon, and J. Fan, "Analytical probability density calculation for step pulse response of a single-ended buffer with arbitrary power-supply voltage fluctuations", IEEE Transactions on Circuits and Systems I, 61(7), pp. 2022-2033, Jul. 2014. https://doi.org/10.1109/TCSI.2013.2295933
4. E. Park, H. Kim, J. Shim, Y. Kim, Y. Kim, and J. Kim, "Analytical calculation of jitter probability density at multistage output buffers due to supply voltage fluctuations", IEEE Transactions on Electromagnetic Compatibility, 57(4), pp. 796-806, Aug. 2015. https://doi.org/10.1109/TEMC.2015.2403294
5. J. Kim, J. Lee, E. Park, and Y. Park, "An enhanced statistical analysis method for I/O links considering supply voltage fluctuations and inter-symbol-interference", IEEE Transactions on Components, Packaging and Manufacturing Technology, 5(8), pp. 1129-1141, Aug. 2015. https://doi.org/10.1109/TCPMT.2015.2450723