참고문헌
- MARIO G. ANCONA, NELSON S. SAKS, and DANIEL McCARTHY, "Lateral Distribution of Hot-Carrier-Induced Interface Traps in MOSFET's," IEEE Transactions on Electron Devices, vol. 35, No. 12, pp. 2221-2228, Dec. 1988. https://doi.org/10.1109/16.8796
- G. Chen, M. F.Li, and T. Jin, "Electric passivation of interface traps at drain junction space charge region in p-MOS transistors," Microelectronic Reliability, vol. 41, 1427-1431, 2001. https://doi.org/10.1016/S0026-2714(01)00172-X
- D. J. DiMaria and E. Cartier, "Mechanism for Stress- Induced Leakage Currents in Thin Silicon Dioxide Films," Journal of Applied physics, vol. 78, No. 6, pp. 3883-3894, Sep. 1995. https://doi.org/10.1063/1.359905
- N. C. Das and V. Nathan, "Hot-carrier-induced interface trap annealing in silicon field effect transistors," Journal of Applied physics, vol. 74, No. 12, pp. 7596-7599, Sep. 1993. https://doi.org/10.1063/1.354987
- Prasanna Kannan, "Fundamental Blocks of Single Ended LVCMOS Output Buffer- A Circuit Level Design Guideline," IEEE European conference on circuit theory and design, pp. 392-395, Aug. 2007.
- Interface Standard for Nominal 3 V/3.3 V Supply Digital Integrated Circuits, JEDEC Standard JEP122C, Mar, 2006.
- EIJI TAKEDA, HITOSHI KUME, TORU TOYABE, and SHOJIRO ASAI, "Submicrometer MOSFET Structure for Minimizing Hot-Carrier Generation" IEEE Transactions on Electron Devices, Vol. ED-29, No. 4, pp.611-618, Apr., 1982.
- TONG-CHERN ONG, PING-KEUNG KO, AND CHENMING HU, "Hot-Carrier Current Modeling and Device Degradation in Surface-Channel p-MOSFET's" IEEE Transactions on Electron Devices, Vol. 37, No. 7, pp.1658-1666, Jul., 1990. https://doi.org/10.1109/16.55753
- Weichun Luo, Hong Yang, Wenwu Wang, Hao Xu, Shangqing Ren, Bo Tang, Zhaoyun Tang, Jing Xu, Jinang Yan, Chao Zhao, Dapeng Chen and Tianchun Ye, "Channel Hot-Carrier Degradation Characteristics and Trap Activities of High-k/Metal Gate nMOSFETs", IEEE IPFA, pp.666-669, 2013
-
Esteve Amat, Thomas Kauerauf, Robin Degraeve, Rosana Rodriguez, Montserrat Nafria, Xavier Aymerich, and Guido Groeseneken, "Gate Voltage Influence on the Channel Hot-Carrier Degradation of High-
${\kappa}$ -Based Device", IEEE Transactions on Device and Materials Reliability, Vol. 11, No. 1, pp.92-97, Mar., 2011. https://doi.org/10.1109/TDMR.2010.2093138 - C. Guerin, V.Huard, A.Bravaix, "The Energy-Driven Hot-Carrier Degradation Modes of nMOSFETs", IEEE Transactions on Device and Materials Reliability, vol. 7, no. 2, pp. 225-235, Jun. 2007. https://doi.org/10.1109/TDMR.2007.901180
- K. Hansnat, C -F. Yeap, S. Jallepalli, W.-K. Shin, S. A. Hareland, V. M. Agostinelli, Jr., A. F. Tasch, Jr., and C. M. Maziar, "A Pseudo-Lucky Electron Model for Simulation of Electron Gate Current in Submicron NMOSFET's", IEEE Transactions on Electron Devices, vol. 43, no. 8, pp. 1264-1273, Aug. 1996. https://doi.org/10.1109/16.506778
- Yuan Taur and Tak H.Ning, "Fundamentals of Modern VLSI Devices", second edition, pp. 197-199, 2009.
-
Eiji Takeda, Norio Suzuki, and Takaaki Hagiwara, "DEVICE PERFORMANCE DEGRADATION DUE TO HOT-CARRIER INJECTION AT ENERGIES BELOW THE Si-
$SiO_2$ Energy barrier", IEEE International Electron Devices Meeting, pp. 396-399, 1983. - Jin-Woo Han, Jiye Lee, Donggun Park, and Yang- Kyu Choi, "Body Thickness Dependence of Impact Ionization in Multiple-Gate FinFET", IEEE Electron Device Letters, Vol. 28, No. 7, pp. 625-627, Jul. 2007. https://doi.org/10.1109/LED.2007.898284