Journal of Electrical Engineering and Technology

  • 제11권1호
  • /
  • Pages.143-149
  • /
  • 2016
  • /
  • 1975-0102(pISSN)
  • /
  • 2093-7423(eISSN)
대한전기학회 (The Korean Institute of Electrical Engineers)
권호 표지
DOI QR코드

DOI QR Code

Half Load-Cycle Worked Dual SEPIC Single-Stage Inverter

  • Chen, Rong (College of Information and Control Engineering, China University of Petroleum (Huadong)) ;
  • Zhang, Jia-Sheng (College of Information and Control Engineering, China University of Petroleum (Huadong)) ;
  • Liu, Wei (College of Information and Control Engineering, China University of Petroleum (Huadong)) ;
  • Zheng, Chang-Ming (College of Information and Control Engineering, China University of Petroleum (Huadong))
  • 투고 : 2014.11.07
  • 심사 : 2015.09.25
  • 발행 : 2016.01.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

The two-stage converter is widely used in traditional DC/AC inverter. It has several disadvantages such as complex topology, large volume and high loss. In order to overcome these shortcomings, a novel half load-cycle worked dual SEPIC single-stage inverter, which is based on the analysis of the relationship between input and output voltages of SEPIC converters operating in the discontinuous conduction mode (DCM), is presented in this paper. The traditional single-stage inverter has remarkable advantages in small and medium power applications, but it can’t realize boost DC/AC output directly. Besides one pre-boost DC/DC converter is needed between the DC source and the traditional single-stage inverter. A novel DC/AC inverter without pre-boost DC/DC converter, which is comprised of two SEPIC converters, is studied. The output of dual SEPIC converters is connected with anti-parallel and half load-cycle control is used to realize boost and buck DC/AC output directly and work properly, whatever the DC input voltage is higher or lower than the AC output voltage. The working principle, parameter selection and the control strategy of the inverters are analyzed in this paper. Simulation and experiment results verify the feasibility of the new inverter.

키워드

참고문헌

  1. B. A. Mcdonald, and E. L. Price, "High efficiency two stage inverter," U.S. Patent 7218541,B2, May.15, 2007.
  2. Z. M. Ye, P. K. Jain, and P. C. Sen, “Two stage resonant inverter for AC distributed power supply,” in Annu. IECON, pp. 239-244, 2004.
  3. M.E.S. Ahmed, M. Orabi, and O.M. AbdelRahim, “Two-stage micro-grid inverter with high-voltage gain for photovoltaic applications,” IET Power Electronics, Vol. 6, No. 9, pp. 1812-1821, Sep, 2013. https://doi.org/10.1049/iet-pel.2012.0666
  4. H. S. Bae, J. H. Park, and B. H. Cho, “New MPPT Control Strategy for Two-Stage Grid-Connected Photovoltaic Power Conditioning System,” Journal of Power Electronics, Vol. 7, No. 2, pp. 174-180, April, 2007.
  5. T. Kerekes, R. Teodorescu, and P. Rodríguez, "A new high-efficiency single-phase transformerless PV inverter topology," IEEE Trans. Industrial Electronics, Vol. 58, No. 1, pp. 184-191, Jan, 2011. https://doi.org/10.1109/TIE.2009.2024092
  6. E. S. Sreeraj, C. Kishore, and B. Santanu, "One-cycle-controlled single-stage single-phase voltage-sensorless grid-connected PV system," IEEE Trans. Industrial Electronics, Vol. 60, No. 3, pp. 1216-1224, Mar, 2013. https://doi.org/10.1109/TIE.2012.2191755
  7. Y. D. Ma, B. Qiu, and Q. Cong, “Research on single-stage inverter based on bi-directional Buck DC converter,” in Proc. ISPE, pp. 299-303, 2010.
  8. J. Matas, L. G. Vicuna, and J. M. Guerrero, “A discrete sliding mode control of a buck-boost inverter,” in Proc. PESC, pp. 140-145, 2002.
  9. Y. C. Liang, L. Sun, and C. Y. Gong, “Research on flyback inverter,” in Proc. CSEE, pp. 85-89, 2005.
  10. C. Y. Gong, S. Lin, and Y. C Liang, “Research on the control strategies of single-stage flyback inverter,” in PESC'06. 37th IEEE, pp. 1-5, 2006.
  11. F. Hong, R. Z. Shan, and H. Z. Wang, “A novel dual buck inverter with integrated magnetics,” Transactions of China Electrotechnical Society, Vol. 22, No. 6, pp. 76-81, Jun. 2007.
  12. J. Liu and Y. G. Yang, “A novel hysteresis current controlled dual buck half bridge inverter,” in PESC'03. 2003 IEEE 34th Annual, pp. 1615-1620, 2003.
  13. B. J. Ji, and F. Hong, “Half load-cycle worked dual buck-boost single-stage inverter,” Transactions of China Electrotechnical Society, Vol. 26, No. 11, pp. 53-60, Nov. 2011.
  14. J. Chen and C. Chang, “Analysis and Design of SEPIC Converter in Boundary Conduction Mode for Universal-line Power Factor Correction Applications,” in Proc. PESC, pp. 742-747, 2001.
  15. J. Hu, A. D. Sagneri, and J. M. Rivas, “High-frequency resonant SEPIC converter with wide input and output voltage ranges,” IEEE Trans. Power Electronics, Vol. 27, No. 1, pp. 189-200, Jan, 2012. https://doi.org/10.1109/TPEL.2011.2149543
  16. Y. M. Chen, Y. C. Liu, and S. H. Lin, “Double-input PWM dc-dc converter for high/low voltage sources,” IEEE Trans. Industry Electronics, Vol. 53, No. 5, pp. 1538-1544, Oct. 2006. https://doi.org/10.1109/TIE.2006.882001
  17. Y. Li, X. B. Ruan, and D. S. Yang, “Synthesis of multiple-input dc/dc converters,” IEEE Trans. Power Electronics, Vol. 25, No. 9, pp. 2372-2385, Sep. 2010. https://doi.org/10.1109/TPEL.2010.2047273
  18. E. Babaei and M. E. Mahmoodieh, “Calculation of output voltage ripple and design considerations of Sepic converter,” IEEE Trans. Industry Electronics, Vol. 61, No. 3, pp. 1213-1222, Mar. 2014. https://doi.org/10.1109/TIE.2013.2262748