The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지
DOI QR코드

DOI QR Code

Parallel Descrambling of Transponder Telegram for High-Speed Train

고속철도용 트랜스폰더 텔레그램의 병렬 디스크램블링 기법

  • Kwon, Soon-Hee (Hanyang University Department of Electronic Engineering) ;
  • Park, Sungsoo (Signalling & Communication Research Team, Korea Railroad Research Institute) ;
  • Shin, Dong-Joon (Hanyang University Department of Electronic Engineering) ;
  • Lee, Jae-Ho (Signalling & Communication Research Team, Korea Railroad Research Institute) ;
  • Ko, Kyeongjun (Small & Medium Enterprises Cooperation Team, Korea Railroad Research Institute)
  • Received : 2015.12.15
  • Accepted : 2016.01.18
  • Published : 2016.02.29
Download PDF
⟨ Previous Next ⟩

Abstract

In order to detect the exact position of high-speed train, it is necessary to obtain location information from the transponder tag installed along the track. In this paper, we proposed parallel descrambling scheme for high-speed railway transponder system, which aims for reducing the processing time required to decode telegram. Since a telegram is stored in a tag after information bits are scrambled by an encoder, decoding procedure includes descrambling of received telegram to recover the original information bits. By analyzing the structure of the descrambling shift register circuit, we proposed a parallel descrambling scheme for fast decoding of telegram. By comparing the required number of clocks, it is shown that the proposed scheme significantly outperforms the original one.

고속으로 주행하는 열차의 정확한 위치를 차상에서 검지하기 위해서는 지상에 설치된 트랜스폰더 태그로부터 위치정보를 정확하고 신속하게 수신하는 것이 필수적이다. 본 논문에서는 고속용으로 개발중인 트랜스폰더시스템의 텔레그램 적용을 위해 텔레그램 복호화(decoding) 속도를 개선하기 위한 병렬 디스크램블링 기법을 제안하였다. 텔레그램은 유저 데이터를 스크램블링(scrambling)하는 부호화(encoding) 과정을 거쳐 트랜스폰더 태그에 저장되므로, 트랜스폰더 리더가 유저 데이터를 복호화(decoding)하는 과정에서 디스크램블링(descrambling)이 필수적이다. 본 논문에서는 디스크램블링 시프트 레지스터 회로 구조 분석을 통해 텔레그램의 병렬 디스크램블링 기법을 제안하고, 제안된 기법을 사용할 경우 기존 방식에 비해 필요 클락 수를 현저히 낮출 수 있음을 보였다.

Keywords

References

  1. UNISIG, The Specification of FFFIS for Eurobalise, SUBSET-036, Issue 3.0.0, Feb. 2012.
  2. K. H. Shin and J. H. Lee, "Position detection technology in railway transportation," J. Korean Soc. Railway, vol. 15, no. 1, pp. 16-21, Feb. 2012.
  3. S. H. Kim, J. W. Lee, H. M Ryu, and Y. C. Hwang, "A study on test method for dynamic transport response speed of eurobalise based on ETCS," 2009 Fall Conf. Korean Soc. Railway, pp. 1731-1739, Jeju Island, Korea, Nov. 2009.
  4. M. C. Lee, C. H. Kim, J. G. Ji, and J. W. Lee, "A study on the balise failure analysis & effects for ETCS application," 2011 Fall Conf. Annual Meeting of the Korean Soc. Railway, pp. 717-723, Jeju Island, Korea, Oct. 2011.
  5. K. J. Ko, S. S. Park, H. Y. Kim, and J. H. Lee, "Bit error rate analysis of eurobalise protocol," 2014 Fall Conf. Annual Meeting of the Korean Soc. Railway, pp. 569-572, Jeju Island, Korea, Oct. 2014.
  6. G. S. Lim, S. H. Lee, and Y. I. Eom, "Task parallelism system of application for multicore based mobile platform," J. KICS, vol. 38C, no. 06, pp. 521-530, Jun. 2013. https://doi.org/10.7840/kics.2013.38C.6.521
  7. M. S. Kim and E. N. Huh, "VDI performance optimization with hybrid parallel processing in thick client system under heterogeneous multi-core environment," J. KICS, vol. 38B, no. 03, pp. 163-171, Mar. 2013. https://doi.org/10.7840/kics.2013.38B.3.163
  8. S. H. Yoon, J. S. Park, and M. S. Kim, "Performance improvement of a real-time traffic identification system on a multi-core CPU environment," J. KICS, vol. 37B, no. 05, pp. 348-356, May 2012.
  9. M. Ayinala and K. K. Parhi, "High-speed parallel architectures for linear feedback shift registers," IEEE Trans. Signal Processing, vol. 59, no. 9, pp. 4459-4469, Sept. 2011.
  10. J. Y. Lee, E. P. Hong, D. S. Har, and H. J. Lim, "Parallel processing architecture for parity checksum generator complying with ITU-T J.83 ANNEX B," J. KICS, vol. 34, no. 6, pp. 619-625, Jun. 2009.
  11. H. B. Yi, S. J. Park, P. W. Min, and C. W. Park, "A design of high performance parallel CRC generator," J. KICS, vol. 29, no. 9A, pp. 1101-1107, Sept. 2004.