References
- M. Demirkan, et al, "A pulse-based ultra-wideband transmitter in 90-nm CMOS for WPANs," IEEE J. Solid-State Circuits, 43, No. 12, pp. 2820-2828, 2008 https://doi.org/10.1109/JSSC.2008.2005703
- R. Farjad-Rad, et al, "A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips," IEEE J. Solid-State Circuits, 37, no. 12, pp. 1804-1812, 2002. https://doi.org/10.1109/JSSC.2002.804340
- Q. Du, et al, "A low-phase noise, anti-harmonic programmable DLL frequency multiplier with period error compensation for spur reduction," IEEE Trans. Circuits Syst. II, Vol. 53, pp. 1205-1209, 2006. https://doi.org/10.1109/TCSII.2006.883103
- G. Park, H. Kim, and Jongsun Kim, "A reset-free anti-harmonic anti-harmonic programmable MDLLbased frequency multiplier", J. Semiconductor Technology and Science, Vol. 13, no. 5, pp. 459-464, Oct. 2013. https://doi.org/10.5573/JSTS.2013.13.5.459
- S. Han, J. Kim, and Jongsun Kim, "Programmable fractional-ratio frequency multiplying clock generator", IET Electronics Letters, Vol. 50, no. 3, pp. 163-165, 2014. https://doi.org/10.1049/el.2013.2857
Cited by
- A 2–4 GHz fast-locking frequency multiplying delay-locked loop vol.14, pp.2, 2017, https://doi.org/10.1587/elex.13.20161056