References
- S. Kulkarni, R. Sharma, and I. Mishra, "New QOS Routing Algorithm for MPLS Networks Using Delay and Bandwidth Constraints," International Journal of Information and Communication Technology Research, vol. 2, no. 3, pp. 285-293, 2012.
- M. Sowmya, C. Shireesha, G. Swetha, and Prakash J. Patil, "VLSI Based Robust Router Architecture," International Journal of Research in Modern Engineering and Emerging Technology, vol. 1, no. 7, pp. 32-39, 2013.
- Y. K. Chen, and M. L. Liu, "Three-Layer Channel Routing," IEEE Transactions on CAD, vol. Cad-3, no. 2, pp. 156-163, 1984.
- D. Braunt, J. Burns, S. Devadas, H. K. Ma, K. Mayaram, F. Romeo, and A. Sangiovanni-Vincentelli, "Chameleon: A New Multi-Layer Channel Router," in Proceedings of IEEE 23rd Design Automation Conference, pp. 495-502, 1986.
- A. K. Khan, B. Das, T. K. Bayen, "A Review on Channel Routing On VLSI Physical Design," IOSR Journal of Computer Engineering, vol. 5, no. 1, pp. 41-48, 2012. https://doi.org/10.9790/0661-0514148
- C. Dong, G. Wang, Z. Chen, and S. Sun, "A VLSI routing algorithm based on improved DPSO," in Proceedings of IEEE International Conference on Intelligent Computing and Intelligent Systems, pp. 802-805, Shanghai, Nov. 2009.
- A. Khan, S Laha, and S. K. Sarkar, "A novel particle swarm optimization approach for VLSI routing," in Proceedings of IEEE 3rd International Conference on Advance Computing, pp. 258-262, Ghaziabad, Feb. 2013.
- M. N. Ayob, Z. M. Yusof, A. Adam, and A. F. Z. Abidin, "A Particle Swarm Optimization Approach for Routing in VLSI," in Proceedings of 2nd International Conference on Computational Intelligence, Communication Systems and Networks, pp. 49-53, Liverpool, July 2010.
- C. Mattihalli, S. Ron, and N. Kolla, "VLSI based robust router architecture," in Proceedings of IEEE Third International Conference on Intelligent Systems, Modelling and Simulation, pp. 43-48, Kota Kinabalu, Feb. 2012.
- C. Killian, C. Tanougast, F. Monteiro, and A. Dandache, "Smart Reliable Network-on-Chip", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 2, pp. 242-255, 2014. https://doi.org/10.1109/TVLSI.2013.2240324
- A. Banerjee, P. T. Wolkotte, R. D. Mullins, S. W. Moore, and G. J. M. Smit, "An energy and performance exploration of network-on-chip architectures," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 17, no. 3, pp. 319-329, 2009. https://doi.org/10.1109/TVLSI.2008.2011232
- S. R. Vangal, and J. Howard, "An 80-Tile Sub-100-W Tera FLOPS Processor in 65-nm CMOS", IEEE Journal of Solid-State Circuits, vol. 43, no. 1, pp. 29-41, 2008. https://doi.org/10.1109/JSSC.2007.910957
- A. Shacham, K. Bergman, and L. P. Carloni, "Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors", IEEE Transactions on Computers, vol. 57, no. 9, pp. 1246-1260, 2008. https://doi.org/10.1109/TC.2008.78
- P. H. Pham, J. Song, J. Park, and C. Kim, "Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 1, pp. 173-177, 2013. https://doi.org/10.1109/TVLSI.2011.2181545
- M. A. Al Faruque, T. Ebi, and J. Henkel, "AdNoC: Runtime Adaptive Network-on-Chip Architecture", IEEE Transactions on Very Large Scale Integration (VLSI) Syst., vol. 20, no. 2, pp. 257-269, 2012. https://doi.org/10.1109/TVLSI.2010.2094215
- M. M. Ozdal, and M. D. F. Wong, "Archer: A history-driven global routing algorithm," in Proceedings of International Conference on Computer-Aided Design, pp. 488-495, 2007.
- Y. Xu, and C. Chu, "An auction based preprocessing technique to determine detour in global routing," in Proceedings of International Conference on Computer-Aided Design, pp. 305-311, 2010.