The Journal of the Korea institute of electronic communication sciences (한국전자통신학회논문지)

Korea Institute of Electronic Communication Science (한국전자통신학회)
권호 표지
DOI QR코드

DOI QR Code

An Adaptive Equalizer with the Digitally Controlled Active Variable Capacitor

디지털 능동형 가변 축전기를 사용한 적응형 이퀄라이저

  • Lee, Won-Young (Dept. of Electronic and IT Media Engineering, Seoul National University of Science and Technology)
  • 이원영 (서울과학기술대학교 전자IT미디어공학과)
  • Received : 2016.10.05
  • Accepted : 2016.11.24
  • Published : 2016.11.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes an adaptive equalizer with the digitally controlled active variable capacitor. An equalizing amplifier consists of a main amplifier and a source degeneration RC filter which is implemented using the digitally controlled active variable capacitor for area efficiency and linear loss compensation. The active capacitor changes its capacitance by the amplifier gain control, which is based on miller effect. In the simulated results, the proposed equalizer compensates the high frequency loss and extends the data eye width from 0.31 UI to 0.64 UI.

본 논문은 디지털 능동형 가변 축전기를 사용한 적응형 이퀄라이저를 제안하고 있다. Equalizing amplifier는 주 증폭기와 source degeneration RC 필터로 구성되어 있으며, RC필터를 디지털 능동형 가변 축전기로 구현함으로써 면적 효율을 높이고 선형적인 손실 보상 영역을 확보했다. 능동형 가변 축전기는 miller effect에 의한 임피던스 증가 효과를 사용하였으며, 증폭기 이득 조정을 통해 capacitance의 가변성을 가질 수 있도록 하였다. 시뮬레이션 결과, 능동형 축전기의 선형적 가변 특성을 통해 입력 데이터의 고주파 손실을 보상하여 2Gb/s 전송속도에 대해 0.31 UI의 입력 eye 너비를 0.64 UI로 약 2배 증가시켰다. 적응형 이퀄라이저는 $0.13-{\mu}m\;CMOS$ 공정 값을 사용하여 설계 되었으며, 0.412 mm2 의 레이아웃 면적을 사용한다.

Keywords

References

  1. A. J. Baker, "An adaptive cable equalizer for serial digital video rates to 400Mb/s," IEEE International Solid-State Circuits Conference Digest of Technology, Feb. 1996, pp. 32-34.
  2. J. Lee, "A 20-Gb/s adaptive equalizer in 0.13-${\mu}m$ CMOS technology," IEEE J. Solid-State Circuits, vol. 41, no. 9, 2006, pp. 2058-2066. https://doi.org/10.1109/JSSC.2006.880629
  3. S. Gondi, J. Lee, and B. Razavi, "Equalization and clock and data recovery technique for 10-Gb/s CMOS serial-link receivers," IEEE J. Solid-State Circuits, vol. 42, no. 9, 2007, pp. 1999-2011. https://doi.org/10.1109/JSSC.2007.903076
  4. W. Lee and L. Kim, "An adaptive equalizer with the capacitance multiplication for DisplayPort main link in 0.18-${\mu}m$ CMOS," IEEE Trans. VLSI Systems, vol. 20, no. 5, 2012, pp. 964-968. https://doi.org/10.1109/TVLSI.2011.2130546
  5. G. Rincon-Mora, "Active capacitor multiplier in miller-compensated circuits," IEEE J. Solid-State Circuits, vol. 35, no. 1, 2000, pp. 26-32. https://doi.org/10.1109/4.818917
  6. S. Yeo, T. Cho, Y. Shin, and S. Kim "Design of OTA Circuit for Current-mode FIR Filter," J. of the Korea Institute of Electronic Communication Science, vol. 11, no. 7, 2016, pp. 659-664. https://doi.org/10.13067/JKIECS.2016.11.7.659
  7. B. Razavi, Design of integrated circuits for optical communications. New York: McGraw-Hill, 2002, pp. 123-129.
  8. Y. Chai and Y. Do, "Design of DC-DC converter controller implemented with analog memory," J. of the Korea Institute of Electronic Communication Science, vol. 10, no. 3, 2015, pp. 357-364. https://doi.org/10.13067/JKIECS.2015.10.3.357
  9. S. Yeo, T. Cho, S. Cho, and S. Kim "Design of DC Level Shifter for Daisy Chain Interface," J. of the Korea Institute of Electronic Communication Science, vol. 11, no. 5, 2016, pp. 479-484. https://doi.org/10.13067/JKIECS.2016.11.5.479
  10. B. Kim and D. Kim, "Voltage regulator for baseband channel selection filters," J. of the Korea Institute of Electronic Communication Science, vol. 8, no. 11, 2013, pp. 1641-1646. https://doi.org/10.13067/JKIECS.2013.8.11.1641