ETRI Journal

  • 제37권5호
  • /
  • Pages.961-971
  • /
  • 2015
  • /
  • 1225-6463(pISSN)
  • /
  • 2233-7326(eISSN)
한국전자통신연구원 (Electronics and Telecommunications Research Institute)
권호 표지
DOI QR코드

DOI QR Code

250 mV Supply Voltage Digital Low-Dropout Regulator Using Fast Current Tracking Scheme

  • Oh, Jae-Mun (Department of Electronics Engineering, Chungbuk National University) ;
  • Yang, Byung-Do (Department of Electronics Engineering, Chungbuk National University) ;
  • Kang, Hyeong-Ju (School of Computer & Science Engineering, Korea University of Technology and Education) ;
  • Kim, Yeong-Seuk (Department of Electronics Engineering, Chungbuk National University) ;
  • Choi, Ho-Yong (Department of Electronics Engineering, Chungbuk National University) ;
  • Jung, Woo-Sung (Department of Computer Engineering, Chungbuk National University)
  • 투고 : 2014.08.13
  • 심사 : 2015.01.02
  • 발행 : 2015.10.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

This paper proposes a 250 mV supply voltage digital low-dropout (LDO) regulator. The proposed LDO regulator reduces the supply voltage to 250 mV by implementing with all digital circuits in a$0.11{\mu}m$ CMOS process. The fast current tracking scheme achieves the fast settling time of the output voltage by eliminating the ringing problem. The over-voltage and under-voltage detection circuits decrease the overshoot and undershoot voltages by changing the switch array current rapidly. The switch bias circuit reduces the size of the current switch array to 1/3, which applies a forward body bias voltage at low supply voltage. The fabricated LDO regulator worked at 0.25 V to 1.2 V supply voltage. It achieved 250 mV supply voltage and 220 mV output voltage with 99.5% current efficiency and 8 mV ripple voltage at $20{\mu}A$ to $200{\mu}A$ load current.

키워드

참고문헌

  1. A. Wang and A. Chandrakasan, "A 180-mV Subthreshold FFT Processor Using a Minimum Energy Design Methodology," IEEE J. Solid-State Circuits, vol. 40, no. 1, Jan. 2005, pp. 310-319. https://doi.org/10.1109/JSSC.2004.837945
  2. S.-C. Luo and L.-Y. Chiou, "A Sub-200-mV Voltage-Scalable SRAM with Tolerance of Access Failure by Self-Activated Bitline Sensing," IEEE Trans. Circuits Syst. II: Exp. Briefs, vol. 57, no. 6, June 2010, pp. 440-445. https://doi.org/10.1109/TCSII.2010.2048360
  3. W.-J. Huang and S.-I. Liu, "Sub-1 V Capacitor-Free Low-Dropout Regulator," Electron. Lett., vol. 42, no. 24, Nov. 2006, pp. 1395-1396. https://doi.org/10.1049/el:20062871
  4. Y.-H. Lam and W.-H. Ki, "A 0.9 V 0.35 ${\mu}m$ Adaptively Biased CMOS LDO Regulator with Fast Transient Response," IEEE Int. Solid-State Circuits Conf. Digest Techn. Papers, San Francisco, CA, USA, Feb. 3-7, 2008, pp. 442-626.
  5. P.Y. Or and K.N. Leung, "An Output-Capacitorless Low-Dropout Regulator with Direct Voltage-Spike Detection," IEEE J. Solid-State Circuits, vol. 45, no. 2, Feb. 2010, pp. 458-466. https://doi.org/10.1109/JSSC.2009.2034805
  6. J. Guo and K.N. Leung, "A 6-${\mu}$W Chip-Area-Efficient Output-Capacitorless LDO in 90-nm CMOS Technology," IEEE J. Solid-State Circuits, vol. 45, no. 9, Sept. 2010, pp. 1896-1905. https://doi.org/10.1109/JSSC.2010.2053859
  7. C.Y. Okuma et al., "0.5 V Input Digital LDO with 98.7% Current Efficiency and 2.7 ${\mu}$A Quiescent Current in 65 nm CMOS," IEEE Custom Integr. Circuits Conf., San Jose, CA, USA, Sept. 19-22, 2010, pp. 1-4.
  8. Y. Kim and P. Li, "A 0.38 V Near/Sub-$V_T$ Digitally Controlled Low-Dropout Regulator with Enhanced Power Supply Noise Rejection in 90 nm CMOS Process," IET Circuits, Devices & Syst., vol. 7, no. 1, Jan. 2013, pp. 31-41. https://doi.org/10.1049/iet-cds.2012.0114
  9. K.-H. Cheng, J.-C. Liu, and H.-Y. Huang, "A 0.6-V 800-MHz All-Digital Phase-Locked Loop with a Digital Supply Regulator," IEEE Trans. Circuits Syst. II: Exp. Briefs, vol. 59, no. 12, Dec. 2012, pp. 888-892. https://doi.org/10.1109/TCSII.2012.2231021
  10. Y. Kim and P. Li, "An Ultra-Low Voltage Digitally Controlled Low-Dropout Regulator with Digital Background Calibration," Int. Symp. Quality Electron. Des., Santa Clara, CA, USA, Mar. 19-21, 2012, pp. 151-158.

피인용 문헌

  1. Transformer-Reuse Reconfigurable Synchronous Boost Converter with 20 mV MPPT-Input, 88% Efficiency, and 37 mW Maximum Output Power vol.38, pp.4, 2016, https://doi.org/10.4218/etrij.16.0116.0127