ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지
DOI QR코드

DOI QR Code

Conservative Approximation-Based Full-Search Block Matching Algorithm Architecture for QCIF Digital Video Employing Systolic Array Architecture

  • Ganapathi, Hegde (Department of Electronics and Communication Engineering, School of Engineering, Amrita Vishwa Vidyapeetham) ;
  • Amritha, Krishna R.S. (Department of Electronics and Communication Engineering, School of Engineering, Amrita Vishwa Vidyapeetham) ;
  • Pukhraj, Vaya (Department of Electronics and Communication Engineering, School of Engineering, Amrita Vishwa Vidyapeetham)
  • Received : 2014.04.26
  • Accepted : 2015.04.13
  • Published : 2015.08.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a power-efficient hardware realization for a motion estimation technique that is based on the full-search block matching algorithm (FSBMA). The considered input is the quarter common intermediate format of digital video. The mean of absolute difference (MAD) is the distortion criteria employed for the block matching process. The conventional architecture considered for the hardware realization of FSBMA is that of the shift register-based 2-D systolic array. For this architecture, a conservative approximation technique is adapted to eliminate unnecessary MAD computations involved in the block matching process. Upon introducing the technique to the conventional architecture, the power and complexity of its implantation is reduced, while the accuracy of the motion vector extracted from the block matching process is preserved. The proposed architecture is verified for its functional specifications. A performance evaluation of the proposed architecture is carried out using parameters such as power, area, operating frequency, and efficiency.

Keywords

References

  1. H.G. Musmann, P. Pirsch, and H.J. Grallert, "Advances in Picture Coding," Proc. IEEE, vol. 73, no. 4, Apr. 1985, pp. 523-548. https://doi.org/10.1109/PROC.1985.13183
  2. S.Y. Kung, "VLSI Array Processors," IEEE ASSP Mag., vol. 2, no. 3, July 1985, pp. 4-22. https://doi.org/10.1109/MASSP.1985.1163741
  3. L.D. Vos and M. Stegherr, "Parameterizable VLSI Architectures for Full-Search Block-Matching Algorithm," IEEE Trans. Circuits Syst., vol. 36, no. 10, Oct. 1989, pp. 1309-1316. https://doi.org/10.1109/31.44347
  4. K.M. Yang, M.T. Sun, and L. Wu, "A Family of VLSI Designs for the Motion Compensations Block-Matching Algorithm," IEEE Trans. Circuits Syst., vol. 36, no. 10, Oct. 1989, pp. 1317-1325. https://doi.org/10.1109/31.44348
  5. T. Komarek and P. Pirsch, "Array Architectures for Block Matching Algorithms," IEEE Trans. Circuits Syst., vol. 36, no. 10, Oct. 1989, pp. 1301-1308. https://doi.org/10.1109/31.44346
  6. C.H. Hsieh and T.P. Lin, "VLSI Architecture for Block-Matching Motion Estimation Algorithm," IEEE Trans. Circuits Syst., vol. 2, no. 2, June 1992, pp. 169-175.
  7. P. Pirsch, N. Demassiuex, and W. Gehrke, "VLSI Architecture for Video Compression - a Survey," Proc. IEEE, vol. 83, no. 2, Feb. 1995, pp. 220-246. https://doi.org/10.1109/5.364465
  8. S.C. Cheng and H.M. Hang, "A Comparison of Block-Matching Algorithms Mapped to Systolic-Array Implementation," IEEE Trans. Circuits Syst. Video Technol., vol. 7, no. 5, Oct. 1997, pp. 741-757. https://doi.org/10.1109/76.633491
  9. Y.C. Lin and S.C. Tai, "Fast Full-Search Block-Matching Algorithm for Motion-Compensated Video Compression," IEEE Trans. Commun., vol. 45, no. 5, May 1997, pp. 527-531. https://doi.org/10.1109/26.592551
  10. V.L. Do and K.Y. Yun, "A Low-Power VLSI Architecture for Full-Search Block-Matching Motion Estimation," IEEE Trans. Circuits Syst. Video Technol., vol. 8, no. 4, Aug. 1998, pp. 393-398. https://doi.org/10.1109/76.709406
  11. Y.K. Chen and S.Y. Kung, "A Systolic Design Methodology with Application to Full-Search Block-Matching Algorithm," J. VLSI Signal Process. Syst. Signal, Image, Video Technol., vol. 19, no. 1, May 1998, pp. 51-77. https://doi.org/10.1023/A:1008012332212
  12. X.Q. Gua, C.J. Duamnu, and C.R. Zou, "A Multilevel Successive Elimination Algorithm for Block Matching Motion Estimation," IEEE Trans. Image Process., vol. 9, no. 3, Mar. 2000, pp. 501-504. https://doi.org/10.1109/83.826786
  13. M. Brunig and W. Niehsen, "Fast Full-Search Block Matching," IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 2, Feb. 2001, pp. 241-247. https://doi.org/10.1109/76.905989
  14. Y.W. Huang et al., "Global Elimination Algorithm and Architecture Design for Fast Block Matching Motion Estimation," IEEE Trans. Circuits Syst. Video Technol., vol. 14, no. 6, June 2004, pp. 898-907. https://doi.org/10.1109/TCSVT.2004.828321
  15. M. Jilang et al., "Low Power Systolic Array Processor Architecture for FSBM Video Motion Estimation," Electron. Lett., vol. 42, no. 20, Sept. 2006, pp. 1146-1148. https://doi.org/10.1049/el:20061972
  16. G. Hegde, C.P. Raj, and P.R. Vaya, "Implementation of Systolic Array Architecture for Full Search Block Matching Algorithm on FPGA," European J. Sci. Res., vol. 33, no. 4, July 2009, pp. 606-616.
  17. G. Hegde and P.R. Vaya, "Systolic Array Based Motion Estimation Architecture of 3D DWT Sub-band Component for Video Processing," Int. J. Signal Imag. Syst. Eng., vol. 5, no. 3, Nov. 2012, pp. 158-166. https://doi.org/10.1504/IJSISE.2012.049851