References
- Y. J. Kim, et al., "A 9.43-ENOB 160MS/s 1.2V 65nm CMOS ADC based on multi-stage amplifiers," in Proc. CICC, Sept. 2009, pp. 271-274.
- P. Bogner, F. Kuttner, C. Kropf, T. Hartig, M. Burian, and E. Hermann, "A 14b 100MS/s digitally self-calibrated pipelined ADC in 0.13um CMOS," in ISSCC Dig. Tech Papers, Feb. 2006, pp. 832-841.
- M. Yip, and Anantha P. Chandrakasan, "A Resolution-Reconfigurable 5-to-10-Bit 0.4-to-1V Power Scalable SAR ADC for Sensor Applications," IEEE J. Solid-State Circuits, vol. 48, no. 6, pp. 1453-1464, June 2013. https://doi.org/10.1109/JSSC.2013.2254551
- E. Alpman, H. Lakdawala, L. R. Carley, and K. Soumyanath, "A 1.1V 50mW 2.5GS/s 7b Time-Interleaved C-2C SAR ADC in 45nm LP Digital CMOS," in ISSCC Dig. Tech Papers, Feb. 2009, pp. 76-77.
- M. Furuta, M. Nozawa., and T. Itakura "A 10-bit, 40-MS/s, 1.21 mW Pipelined SAR ADC Using Single-Ended 1.5-bit/cycle Conversion Technique," IEEE J. Solid-State Circuits, vol. 46, no. 6, pp. 1360-1370, June 2011. https://doi.org/10.1109/JSSC.2011.2126390
- J. Y. Um, et al., "A Digital-Domain Calibration of Split-Capacitor DAC for a Differential SAR ADC Without Additional Analog Circuits," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 60, no. 11, pp. 2845-2856, Nov. 2013. https://doi.org/10.1109/TCSI.2013.2252475
- Y. Zhu, et al., "A 10-bit 100-MS/s Reference Free SAR ADC in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 6, pp. 1111-1121, June 2010. https://doi.org/10.1109/JSSC.2010.2048498
- Y. M. Kim, J. S. Park, Y. J. Shin, and S. H. Lee, "An 87 fJ/conversion-step 12 b 10 MS/s SAR ADC using a minimum number of unit capacitors," Analog Integrated Circuits and Signal Processing, vol. 80, no. 1, pp. 49-57, July 2014. https://doi.org/10.1007/s10470-014-0298-9
- S. C. Lee, et al., "A 10-bit 400-MS/s 160-mW 0.13-um CMOS dual-channel pipeline ADC without channel mismatch calibration," IEEE J. Solid-State Circuits, vol. 41, no. 7, pp. 1596-1605, July 2006. https://doi.org/10.1109/JSSC.2006.873862
-
G. Y. Huang, S. J. Chang, C. C. Liu, and Y. Z. Lin, "A 1-
${\mu}$ W 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications," IEEE J. Solid-State Circuits, vol. 47, no. 11, pp. 2783-2795, Nov. 2012. https://doi.org/10.1109/JSSC.2012.2217635 - Dong-Suk Lee, Myung-Hwan Lee, Yi-Gi Kwon, and Seung-Hoon Lee, "A 0.31pJ/conv-step 13b 100MS/s 0.13um CMOS ADC for 3G Communication Systems,," Journal of The Institute of Electronics and Information Engineer, Vol.46, SD, NO.3, pp. 75-85, Mar. 2009.
- J. I. Kim, B. R. S. Sung, W. Kim, and S. T. Ryu, "A 6-b 4.1-GS/s Flash ADC With Time-Domain Latch Interpolation in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 48, no. 6, pp. 1429-1441, June 2013. https://doi.org/10.1109/JSSC.2013.2252516
- M. Gustavsson, J. Wilkner, and N. Tan, CMOS Data Converters for Communications. Kluwer Academic Publishers, Boston, 2000.
- Seung-Jae Park, Byeong-Woo Koo, and, Seung-Hoon Lee, "A 12b 100MS/s 1V 24mW 0.13um CMOS ADC for Low-Power Mobile Applications," Journal of Institute of Electronics and Information Engineer, Vol.47, SD, NO.8, pp. 56-63, Aug. 2010.
-
C. C. Liu, et al., "A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13
${\mu}$ m CMOS process," in Symp. VLSI Circuits Dig. Tech. Papers, June 2009, pp. 236-237. - Hye-Lim Park, Min-Ho Choi, Sang-Pil Nam, Tai-Ji An, and Seung-Hoon Lee, "A mismatch-error minimized four-channel time-interleaved 11 b 150 MS/s pipelined SAR ADC," Analog Integrated Circuits and Signal Processing, vol. 76, no. 1, pp. 1-13, July 2013. https://doi.org/10.1007/s10470-013-0074-2
- Sang-Pil Nam, Yong-Min Kim, Dong-Hyun Hwang, Hyo-Jin Kim, Tai-Ji An, Jun-Sang Park, Suk-Hee Cho, Gil-Cho Ahn, and Seung-Hoon Lee, "A 10b 1MS/s-to-10MS/s 0.11um CMOS SAR ADC for Analog TV Applications," International SoC Design Conference (ISSCC), pp.124-127, Nov. 2012.
- X. Yu, et al., "A dual-channel 10b 80MS/s pipeline ADC with 0.16mm2 area in 65nm CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, June 2009, pp. 272-273.
- K. El-Sankary, and M. Sawan, "10-b 100-MS/s Two-Channel Time-Interleaved Pipelined ADC," in Proc. CICC, Sept. 2006, pp. 217-220.
- C. S. Shin, and G. C. Ahn, "A 10b 100-MS/s Dual-Channel Pipelined ADC Using Dynamic Memory Effect Cancellation Technique," IEEE Trans. Circuits Syst. II, Fundam. Theory Appl., vol. 58, no. 5, pp. 274-278, May 2011.
- P. N. Singh, A. Kumar, C. Debnath, and R. Malik, "A 1.2v 11b 100Msps 15mW ADC realized using 2.5b pipelined stage followed by time interleaved SAR in 65nm digital CMOS process," in Proc. CICC, Sept. 2008, pp. 305-308.
- C. H. Law, P. J. Hurst, and S. H. Lewis, "A Four-Channel Time-Interleaved ADC With Digital Calibration of Interchannel Timing and Memory Errors," IEEE J. Solid-State Circuits, vol. 45, no. 10, pp. 2091-2103, Oct. 2010. https://doi.org/10.1109/JSSC.2010.2061630