References
- M. Heath, W. Burleson, and I. Harris, "Synchro-tokens: A Deterministic GALS Methodology for Chip-Level Debug and Test," IEEE Trans. Computer, vol. 54, no. 12, 2005, pp. 1532-1546. https://doi.org/10.1109/TC.2005.203
- K. Kim, "Measurement of Setup and Hond time in a CMOSDFF for a Synchronizer," J. of the Korea Institute of Electronic Communication Sciences, vol. 10, no. 8, 2015, pp. 883-890. https://doi.org/10.13067/JKIECS.2015.10.8.883
- M. Bojnordi, N. Madani, M. Semarzade, and A. Afzali-Kusha, "An Efficient Clocking Scheme for On-Chip Communications," Circuits and Systems, 2006. IEEE Asia Pacific Conference on, Singapore, Dec., 2006, pp. 119-122.
- D. Bertozzi, A. Jalabert, S. Murali, R. Tamhankar, S. Stergiou, L. Benini, and G. Micheli, "NoC synthesis flow for customized domain specific multiprocessor systems-on-chip," IEEE Trans. Parallel and Distributed Systems, vol. 16, issue 2, 2005, pp. 113-129. https://doi.org/10.1109/TPDS.2005.22
- W. Dally and J. Poulton, Digital Systems Engineering. Cambridge: Cambridge University Press, 1998.
- S. Beer and R. Ginosar, "A new 65nm LP metastability measurment test circuit," 2012 IEEE 27th Convention of Electrical & Electronics Engineers in Israel (IEEEI), Eilat, Israel, Nov. 2012, pp. 1-4.
- R. Ginosar and R. Kol, "Adaptive Synchronization," Proc. of IEEE Int. Conf. on Computer Design, Austin, USA, Oct. 1998. pp. 188-189.
- U. Frank, T. Kapshitz, and R. Ginosar, "A Predictive Synchronizer for Periodic Clock Domains," Form Methods Syst. Des. May. 2006, pp. 171-186.
- D. Wiklund, "Mesochronous Clocking and Communication in On-Chip Networks," Proc. of the Swedish System-on-Chip Conf. Sweden, Apr. 2003.
- F. Mu and C. Svensson, "Self-Tested Self-Synchronization Circuit for Mesochronous Clocking," IEEE Trans. Circuits and Systems, vol. 48, no. 2, 2001, pp. 129-141.
- B. Mesgarzadeh and J. Poulton, A new mesochronous clocking scheme for synchronization in SoC," Circuits and Systems, '04. Proceedings of the 2004 International Sympo. on, Vancouver, Canada, May 2004. pp. II-605-II-608,
- Y. Semiat and R. Ginosar, "Timing Measurements of Synchronization Circuits," Proc. of the 9th IEEE Int. Symp. on Asynchronous Circuits and Systems (ASYNC'03), Vancouver, Canada, May 2003, pp. 68-77.
- K. Kim, "Metastability-free Mesochronous Synchronizer for Networks on Chip," J. of the Korea Institute of Information and Communication Engineering, vol. 16, no. 6, Apr. 2012, pp. 1242-1249. https://doi.org/10.6109/jkiice.2012.16.6.1242
- J. Jex and C. Dike, "A fast resolving BiNMOS synchronizer for parallel processor interconnect," IEEE J. of Solid-State Circuits, vol. 30, no. 2, 1995, pp. 133-139. https://doi.org/10.1109/4.341740
- M. Alshaikh, D. Kinniment, and A. Yakovlev, "A synchronizer design based on wagging," Microelectronics (ICM), Int. Conf. on Microelectronics, Cairo, Egypt, Dec. 2010, pp. 415-418.
- F. Vitullo, N. L'Insalata, E. Petri, S. Saponara, L. FAnucci, M. Casula, R. Locatelli, and M. Coppola, "Low-Complexity Link Microarchitecture for Mesochronous Communication in Networks-on-Chip", IEEE Trans. Computers, vol. 57, no. 9, 2008, pp. 1196-1201. https://doi.org/10.1109/TC.2008.48
- I. Loi, F. Angiolini, and L. Benini, "Developing Mesochronous Synchronizers to Enable 3D NoCs," Design, Automation and Test in Europe' 08, Munich, Germany,, Aug. 2008, pp. 1414-1419.
- D. Ludovici, A. Strano, D. Bertozzi, L. Benini, and G. Gaydadjiev, "Comparing Tightly and Loosely Coupled Mesochronous Synchronizers in a NoC Switch Architecture," Networks-on-Chip, 3rd ACM/IEEE Int. Symp. La Jolla, USA, May 2009, pp. 244-249.
- W. Dally and S. Tell, "The Even/Odd Synchronizer: A Fast, All-Digital, Periodic Synchronizer," Proc. of the IEEE Int. Symp. on Asynchronous Circuits and Systems (ASYNC 2010), Grenoble, France, May 2010, pp. 75-84.
- J. Chong, "Design of A New Mesochronous Synchronizer fo Network on Chip," Master's Thesis, Chonnam National University, Aug. 2015.