Journal of the Institute of Electronics and Information Engineers (전자공학회논문지)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Memory Reduction Method of DIT-based IFFT Bit-Reversal

DIT 기반 IFFT의 Bit-Reversal 메모리 감소 기법

  • Received : 2015.03.31
  • Accepted : 2015.04.23
  • Published : 2015.05.25
Download PDF
⟨ Previous Next ⟩

Abstract

IFFT is one of the key components in OFDM-based communication systems. In this paper, we propose a new memory efficient IFFT design method for OFDM-based communication systems, based on a mapping of three IFFT input signals which consist of modulated data, pilot and null signals. The proposed method focuses on reducing the memory size in the bit-reversal block which requires the largest number of memory cells in IFFT architectures. To reduce the memory size, we propose a selection mapping method based on decimation-in-time (DIT) algorithm. It is shown that the proposed method achieves a memory reduction of about 50% compared to conventional methods.

OFDM 기반 통신시스템에서 IFFT는 중요한 핵심 컴포넌트 중의 하나이다. 본 논문에서는 OFDM 기반 통신시스템을 위한 메모리가 효율적인 새로운 IFFT 설계 방법을 제안한다. OFDM 기반 통신시스템에서 사용되는 IFFT의 입력신호는 데이터 변조신호, 파일럿과 널(null) 신호로 구성된다. 제안한 방법은 IFFT 입력신호의 매핑을 통해 IFFT에서 가장 큰 메모리를 차지하는 비트리버스의 메모리를 감소시키는 데 초점을 둔다. 비트리버스의 메모리 크기를 감소시키기 위해 DIT기반 구조에 적합한 선택 매핑기법을 제안한다. 시뮬레이션을 통해 제안한 방법이 기존 방법과 비교하여 약 50%의 메모리가 감소됨을 보인다.

Keywords

References

  1. S. He and M. Torkelson, "A new approach to pipeline FFT processor", Proceedings of IPPS 1996, pp. 766-770, 1996
  2. J. Y. Oh and M. S. Lim, "New radix-2 to the 4th power pipeline FFT processor," IEICE Trans. Electron., vol. E88-C, no. 8, pp. 1740-1746, Aug. 2005. https://doi.org/10.1093/ietele/e88-c.8.1740
  3. Taesang Cho, Hanho Lee, "A high-speed low-complexity modified radix-25 FFT processor of high rate WPAN applications", IEEE Trans. VLSI Systems, vol. 21, pp. 187-191, 2013. https://doi.org/10.1109/TVLSI.2011.2182068
  4. S. N. Tang, J. W. Tsai, and T. Y. Chang, "A 2.4-Gs/s FFT processor for OFDM-based WPAN applications", IEEE Trans. Circuit Syst. II-Express Briefs, vol. 57, pp. 451-455, 2010. https://doi.org/10.1109/TCSII.2010.2048373
  5. Thoms Lenart and Viktor Owall, "A pipelined FFT processor using data scaling with reduced memory requirements", in Proc. NORCHIP , 2002.
  6. I. G. Jang, K. J. Cho, Y. E. Kim, and J. G. Chung, "Memory size reduction technique of SDF IFFT architecture for OFDM-based applications," IEICE Trans. Electron., vol. 95-B, pp. 2059-2064, June 2012.
  7. H. Y. Lee, J. H. Kim, I. G. Jang, K. J. Cho, and J. G. Chung, "Memory efficient DIT-based SDF IFFT for OFDM systems", IEICE Electronics Express, vol. 11, no. 5, pp. 1-6, 2014.