Browse > Article
http://dx.doi.org/10.5573/ieie.2015.52.5.066

Memory Reduction Method of DIT-based IFFT Bit-Reversal  

Kim, Jun-Ho (Div. of Electronics, Chonbuk National University)
Piao, Zheyan (Div. of Electronics, Chonbuk National University)
Cho, Kyung-Ju (Dept. of Electronics, Wonkwang University)
Chung, Jin-Gyun (Div. of Electronics, Chonbuk National University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.52, no.5, 2015 , pp. 66-73 More about this Journal
Abstract
IFFT is one of the key components in OFDM-based communication systems. In this paper, we propose a new memory efficient IFFT design method for OFDM-based communication systems, based on a mapping of three IFFT input signals which consist of modulated data, pilot and null signals. The proposed method focuses on reducing the memory size in the bit-reversal block which requires the largest number of memory cells in IFFT architectures. To reduce the memory size, we propose a selection mapping method based on decimation-in-time (DIT) algorithm. It is shown that the proposed method achieves a memory reduction of about 50% compared to conventional methods.
Keywords
IFFT; bit reversal; memory size reduction;
Citations & Related Records
연도 인용수 순위
  • Reference
1 S. He and M. Torkelson, "A new approach to pipeline FFT processor", Proceedings of IPPS 1996, pp. 766-770, 1996
2 J. Y. Oh and M. S. Lim, "New radix-2 to the 4th power pipeline FFT processor," IEICE Trans. Electron., vol. E88-C, no. 8, pp. 1740-1746, Aug. 2005.   DOI
3 Taesang Cho, Hanho Lee, "A high-speed low-complexity modified radix-25 FFT processor of high rate WPAN applications", IEEE Trans. VLSI Systems, vol. 21, pp. 187-191, 2013.   DOI   ScienceOn
4 S. N. Tang, J. W. Tsai, and T. Y. Chang, "A 2.4-Gs/s FFT processor for OFDM-based WPAN applications", IEEE Trans. Circuit Syst. II-Express Briefs, vol. 57, pp. 451-455, 2010.   DOI   ScienceOn
5 Thoms Lenart and Viktor Owall, "A pipelined FFT processor using data scaling with reduced memory requirements", in Proc. NORCHIP , 2002.
6 I. G. Jang, K. J. Cho, Y. E. Kim, and J. G. Chung, "Memory size reduction technique of SDF IFFT architecture for OFDM-based applications," IEICE Trans. Electron., vol. 95-B, pp. 2059-2064, June 2012.
7 H. Y. Lee, J. H. Kim, I. G. Jang, K. J. Cho, and J. G. Chung, "Memory efficient DIT-based SDF IFFT for OFDM systems", IEICE Electronics Express, vol. 11, no. 5, pp. 1-6, 2014.