Memory Reduction Method of DIT-based IFFT Bit-Reversal |
Kim, Jun-Ho
(Div. of Electronics, Chonbuk National University)
Piao, Zheyan (Div. of Electronics, Chonbuk National University) Cho, Kyung-Ju (Dept. of Electronics, Wonkwang University) Chung, Jin-Gyun (Div. of Electronics, Chonbuk National University) |
1 | S. He and M. Torkelson, "A new approach to pipeline FFT processor", Proceedings of IPPS 1996, pp. 766-770, 1996 |
2 | J. Y. Oh and M. S. Lim, "New radix-2 to the 4th power pipeline FFT processor," IEICE Trans. Electron., vol. E88-C, no. 8, pp. 1740-1746, Aug. 2005. DOI |
3 | Taesang Cho, Hanho Lee, "A high-speed low-complexity modified radix-25 FFT processor of high rate WPAN applications", IEEE Trans. VLSI Systems, vol. 21, pp. 187-191, 2013. DOI ScienceOn |
4 | S. N. Tang, J. W. Tsai, and T. Y. Chang, "A 2.4-Gs/s FFT processor for OFDM-based WPAN applications", IEEE Trans. Circuit Syst. II-Express Briefs, vol. 57, pp. 451-455, 2010. DOI ScienceOn |
5 | Thoms Lenart and Viktor Owall, "A pipelined FFT processor using data scaling with reduced memory requirements", in Proc. NORCHIP , 2002. |
6 | I. G. Jang, K. J. Cho, Y. E. Kim, and J. G. Chung, "Memory size reduction technique of SDF IFFT architecture for OFDM-based applications," IEICE Trans. Electron., vol. 95-B, pp. 2059-2064, June 2012. |
7 | H. Y. Lee, J. H. Kim, I. G. Jang, K. J. Cho, and J. G. Chung, "Memory efficient DIT-based SDF IFFT for OFDM systems", IEICE Electronics Express, vol. 11, no. 5, pp. 1-6, 2014. |