The Journal of the Institute of Internet, Broadcasting and Communication (한국인터넷방송통신학회논문지)

The Institute of Internet, Broadcasting and Communication (한국인터넷방송통신학회)
권호 표지
DOI QR코드

DOI QR Code

Reducing Method of Energy Consumption of Phase Change Memory using Narrow-Value Data

내로우 값을 이용한 상변화 메모리상에서의 에너지 소모 절감 기법

  • Received : 2014.12.08
  • Accepted : 2015.04.10
  • Published : 2015.04.30
Download PDF
⟨ Previous Next ⟩

Abstract

During the past 30 years, DRAM has been used for the reasons of economic efficiency of the production. Recently, PRAM has been emerged to overcome the shortcomings of DRAM. In this paper, we propose a technique that can reduce energy consumption by use of a narrow values to the write operation of PRAM. For this purpose, we describe the data compression method using a narrow value and the architecture of PRAM, We also experiment under the Simplescalar 3.0e simulator and SPEC CPU2000 benchmark environments. According to the experiments, the data hit rate of PRAM was increased by 39.4% to 67.7% and energy consumption was reduced by 9.2%. In order to use the proposed technique, it requires 3.12% of space overhead per word, and some additional hardware modules.

과거 30년 동안 메모리 생산의 경제성 이유로 주 메모리 핵심 제품으로 사용된 DRAM의 단점을 극복할 수 있는 대체 기술로 PRAM 기술이 제안되어 왔다. 본 논문에서는 PRAM의 내로우 값을 이용하여 쓰기 동작을 줄임으로써 에너지 소모를 절감할 수 있는 기법을 제안한다. 이를 위해 내로우 값을 이용한 데이터 압축 방법을 기술하고, PRAM의 아키텍쳐 구조를 설정하고, Simplescalar 3.0e 시뮬레이터와 SPEC CPU2000 벤치마크를 사용하여 실험한다. 본 연구의 실험 결과에 의하면 제안된 기법을 사용할 경우 PRAM의 데이터 히트율은 39.4%에서 67.7%로 증가하였으며, 에너지 소모율은 9.2% 감소하였다. 제안된 기법을 사용하기 위해서는 공간 오버헤드가 워드 당 3.13% 발생하며 약간의 추가적인 하드웨어 모듈이 필요하다.

Keywords

References

  1. Z. Shao, "Utilizing PCM for Energy Optimization in Embedded Systems," VLSI (ISVLSI), 2012 IEEE Computer Society Annual Symposium on, 398-403 pages, 19-21 Aug. 2012.
  2. A. Mirhoseini, M. Potkonjak, and F. Koushanfar, "Coding-based energy minimization for phase change memory," DAC '12 Proceedings of the 49th Annual Design Automation Conference, Pages 68-76 , 2012.
  3. S. Cho and H. Lee, "Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance," 42nd Annual IEEE/ACM International Symposium, pages, 12-16 Dec. 2009.
  4. T. Liu, Y. Zhao. C. Xue, and M. Li, "Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory," Design Automation Conference (DAC), 2011 48th ACM/EDAC/IEEE, pages, 5-9 Jun. 2011.
  5. O. Ergin et al, "Exploiting narrow values for soft error tolerance," IEEE Computer Architecture Letters, 2006.
  6. J Kim, S Kim, Y Lee, SimTag: exploiting tag bits similarity to improve the reliability of the data caches, Proceedings of the Conference on Design, and Test in Europe, 08-12, Mar. 2010.
  7. D. Burger and T. M. Austin. The SimpleScalar Tool Set, Version 2.0. Computer Architecture News, pages 13-25, Jun. 1997.
  8. The Standard Performance Evaluation Corporation. Spec CPU2000 suite. http://www.specbench.org/osg/cpu2000/.
  9. ARM Cortex A8 processor, "http://www.arm.com/products/processors/cortex-a/cortex-a8.php"
  10. Y. Kim, "Improving Reliability of the Last Level Cache with Low Energy and Low Area Overhead"The Journal of The Institute of Internet, Broadcasting and Communication(JIIBC), pages, 35-41, Apr. 2012.