The Transactions of the Korean Institute of Power Electronics (전력전자학회논문지)

The Korean Institute of Power Electronics (전력전자학회)
권호 표지
DOI QR코드

DOI QR Code

An Analysis of ZVS Phase-Shift Full-Bridge Converter's Small Signal Model according to Digital Sampling Method

ZVS 위상천이 풀브릿지 컨버터의 디지털 샘플링 기법에 따른 소신호 모델 분석

  • Received : 2014.10.08
  • Accepted : 2015.02.11
  • Published : 2015.04.20
Download PDF
⟨ Previous Next ⟩

Abstract

This study describes how digital time delay deteriorates control performance in zero voltage switching (ZVS) phase-shifted full bridge (PSFB) converter. The small-signal model of the ZVS PSFB converter is derived from the buck-converter small-signal model. Digital time delay effects have been considered according to the digital sampling methods. The analysis verifies that digital time delays reduce the stability margin of the converter, and the double sampling technique exhibits better performance than the single sampling technique. Both simulation and experimental results based on 250 W ZVS PSFB confirm the validity of the analyses performed in the study.

Keywords

References

  1. Y. Y. Tzou, S. Y Hwang, H. J. Wu, and I. K. Wang, "Design and inpementation of and interactive digital controller development system," Industrial Electronics Society, IECON'89., 15th Annual Conference of IEEE, Vol. 4, pp. 792-798, 1989.
  2. B. J. Patella, A. Prodic, A. Zirger, and D. Maksimovic, "High-frequency digital PWM controller IC for DC/DC converters," IEEE Trans. Power Electron., Vol. 18, No. 1, pp. 438-446, Jan. 2003. https://doi.org/10.1109/TPEL.2002.807121
  3. A. Prodic and D. Maksimovic, "Digital PWM controller and current estimator for a low-power switching converter," in Proc. IEEE COMPEL Conf., pp. 123-128, 2000.
  4. A. Syed, E. Ahmed, D. Maksimovic, and E. Alarcon, "Digital pulse width modulator architectures," 2004 Power Electronics Specialists Conference (PESC), pp. 4689-4695, 20-25 Jun. 2004.
  5. L. Corradini and P. Mattavelli, "Analysis of multiple sampling technique for digitally controlled dc-dc converters," in Proc. IEEE 37th Annu. PESC, Jeju, Korea, pp. 1-6, 18-22 Jun. 2006.
  6. E. Tedeschi, P. Mattavelli, D. Trevisan, and L. Corradini, "Repetitive ripple estimation in multi-sampling digitally controlled dc-dc converters," 32nd Annual Conference of the IEEE Industriel Electronics Society, IECON'06, Nov. 7-10, 2006.
  7. L. Corradini, E. Tedeschi, and P. Mattavelli, "Advantages of the symmetric-on time modulator in multiple-sampled digitally controlled DC-DC converters," 2007 Power Electronics Specialists Conference (PESC) , pp. 1974-1980, 17-21 Jun. 2007.
  8. L. Corradin, P. Mattavelli, E. Tedeschi, and D. Trevisan, "High-bandwidth multisampled digitally controlled DC-DC converters using ripple compensation," IEEE Transactions on Industrial Electronics, Vol. 55, No. 4, pp. 1501-1508, Apr. 2008. https://doi.org/10.1109/TIE.2008.917144
  9. J. A. Sabate, V. Vlatkovic, R. B. Ridley, F. Lee, and B. H. Cho, "Design considerations for high-voltage, high-power full-bridge zero-voltage-switched PWM converter," Applied Power Electronics Conference and Exposition, pp. 275-284, 1990.
  10. G. B. Koo, G. W. Moon, and M. J. Youn, "New zero-voltage-switching phase-shift full-bridge converter with low conduction losses," IEEE Transaction on Industrial Electronics, Vol. 52, pp. 228-235, Feb. 2005. https://doi.org/10.1109/TIE.2004.841063
  11. V. Vlatkovic, J. A. Sabate, R. B. Ridley, F. C. Lee, and B. H. Cho, "Small-signal analysis of the phase-shifted PWM converter," IEEE Transaction on Power Electronics, Vol. 7, No. 1, pp. 128-130, Jan. 1992. https://doi.org/10.1109/63.124585
  12. D. M. Van de Sype, K. De Gusseme, A. P. Van den Bossche, and J. A. Melkebeek, "Small-signal laplace-domain analysis of uniformly-sampled pulse-width modulator," in Proc. IEEE 35th Annu. PESC, Vol. 6, pp. 4292-4298, Jun. 20-25, 2004.
  13. J. G. Lim and S. K. Chung, "Digital control of phase-shifted full-bridge PWM converter," Journal of Power Electronics, Vol. 8, pp. 201-209, Jul. 2008.