JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A 6 Gb/s Low Power Transimpedance Amplifier with Inductor Peaking and Gain Control for 4-channel Passive Optical Network in 0.13 μm CMOS

  • Lee, Juri (Sungkyunkwan University-College of Information and Communication Engineering) ;
  • Park, Hyung Gu (Sungkyunkwan University-College of Information and Communication Engineering) ;
  • Kim, In Seong (Sungkyunkwan University-College of Information and Communication Engineering) ;
  • Pu, YoungGun (Sungkyunkwan University-College of Information and Communication Engineering) ;
  • Hwang, Keum Cheol (Sungkyunkwan University-College of Information and Communication Engineering) ;
  • Yang, Youngoo (Sungkyunkwan University-College of Information and Communication Engineering) ;
  • Lee, Kang-Yoon (Sungkyunkwan University-College of Information and Communication Engineering) ;
  • Seo, Munkyo (Sungkyunkwan University-College of Information and Communication Engineering)
  • Received : 2014.07.31
  • Accepted : 2014.12.02
  • Published : 2015.02.28
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a 6 Gb/s 4-channel arrayed transimpedance amplifiers (TIA) with the gain control for 4-channel passive optical network in $0.13{\mu}m$ complementary metal oxide semiconductor (CMOS) technology. A regulated cascode input stage and inductive-series peaking are proposed in order to increase the bandwidth. Also, a variable gain control is implemented to provide flexibility to the overall system. The TIA has a maximum $98.1dB{\Omega}$ gain and an input current noise level of about 37.8 pA/Hz. The die area of the fabricated TIA is $1.9mm{\times}2.2mm$ for 4-channel. The power dissipation is 47.64 mW/1ch.

Keywords

References

  1. Hammoudi, E., Imad, B., Mohamed, D., "High Bandwidth $0.35{\mu}m$ CMOS Transimpedance Amplifier", Complex Systems (ICCS), International Conference on Digital Object Identifier, pp. 1-6, 2012
  2. Xiao-Xia Wang, Zhi-Gong Wang, Jii-Shun, Xue-Mei Lei, "10-Gb/s high-density trans-impedance amplifier in 0.18-um CMOS", Wireless Communication & Signal Processing Conference, pp. 1-4, 2009.
  3. Sherif Galal, Behzad Razavi, "10-Gb/s limiting amplifier and laser/modulator driver in 0.18-${\mu}m$ CMOS technology", IEEE J. Solid-State Circuits, Vol. 38, No. 12, pp. 2138-2146, Dec. 2003 https://doi.org/10.1109/JSSC.2003.818567
  4. Chia-Hsin Wu, Chih-Hun Lee, Wei-Sheng Chen, Shen-luan Liu, "CMOS wideband amplifiers using multiple inductiveseries peaking technique," IEEE J. Solid-State Circuits, Vol. 40, pp.548-552, Feb. 2005. https://doi.org/10.1109/JSSC.2004.840979
  5. A. K. Peterson, K. Kiziloglu, T. Yoon, F.Williams, and M. R. Sandor Jr, "Front-end CMOS chipset for 10 Gb/s communications", IEEE RFIC Dig. Papers, pp. 93-96, Jun. 2002.
  6. Mohsine Menouni, Tianzue Xi, Ping Gui, Paulo Moreira, "A 5-Gb/s Radiation-Tolerant CMOS Optical Receiver", IEEE TRANSACTIONS ON NUCLEAR SCIENCE, Vol. 60, No. 4, Aug. 2013
  7. W.-Z. Chen et al., "A 1.8 V 10-Gb/s fully integrated CMOS optical receiver analog frontend," IEEE J. Solid-State Circuits, Vol. 40, pp.1388-1396, Jun. 2005. https://doi.org/10.1109/JSSC.2005.845970
  8. Yeong-Tsair Lin, Mei-Chu Jen, Dong-Shiuh Wu, and Huan-Ren Cheng, "A Low-Variation, Low- Voltage CMOS Bandgap Reference Circuit", Dept. of Electronic Eng., Lunghwa Univ. of Science and Technology., Issue 25, Jun. 2008
  9. B. Razavi, "Design of Analog CMOS Integrated Circuits", McGraw-Hill, 2001.

Cited by

  1. A design methodology to extend bandwidth for regulated cascode transimpedance amplifier vol.14, pp.2, 2017, https://doi.org/10.1587/elex.13.20161098