Journal of the Institute of Electronics and Information Engineers (전자공학회논문지)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A Study on the Noise Improvement of All Digital Phase-Locked Loop Using Time-to-Digital Converter

시간-디지털 변환기를 이용한 ADPLL의 잡음 개선에 대한 연구

  • Ahn, Tae-Won (School of Electrical Engineering, Dongyang Mirae University) ;
  • Lee, Jongsuk (School of Electronic Engineering, Soongsil University) ;
  • Lee, Won-Seok (School of Electrical Engineering, Dongyang Mirae University) ;
  • Moon, Yong (School of Electronic Engineering, Soongsil University)
  • 안태원 (동양미래대학교 전기전자통신공학부) ;
  • 이종석 (숭실대학교 전자정보공학부) ;
  • 이원석 (동양미래대학교 전기전자통신공학부) ;
  • 문용 (숭실대학교 전자정보공학부)
  • Received : 2014.12.16
  • Accepted : 2015.01.26
  • Published : 2015.02.25
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents SVBS-TDC (Semi-Vernier Binary-Search Time-to-Digital Converter) for the noise improvement of ADPLL (All-Digital Phase Locked Loop. We used a Semi-Vernier BS-TDC (Binary-Search TDC) architecture to improve the operation speed more then 10 times compared with the previous conventional BS-TDC and ensured a 510ps wide input range. The proposed Semi-Vernier BS-TDC was designed in a 65ns CMOS process and the simulation results showed 200MHz speed and 4ps resolution with a 1.2V supply voltage, and considerable noise improvement of ADPLL.

본 논문에서는 ADPLL의 잡음 개선을 위해 8비트 SVBS-TDC (Semi-Vernier Binary-Search Time-to-Digital Converter)를 제안했다. TDC의 동작 속도를 높이기 위해 인코더 등 디지털 블록을 사용하지 않는 BS-TDC (Binary-Search TDC) 구조를 사용했으며, 버니어 구조를 적용하여 기존의 BS-TDC에 비해 해상도를 10배 이상 증가시켰다. TDC의 단점인 좁은 입력범위를 개선하기 위해 버니어 구조를 절반만 적용하여 510ps의 넓은 입력 범위를 확보했다. 제안하는 SVBS-TDC는 65nm CMOS 공정으로 설계하였고, 모의실험 결과 1.2V 전원 전압에서 동작 속도는 200MHz이고 해상도는 4ps로서 ADPLL의 잡음 특성을 효과적으로 개선함을 확인하였다.

Keywords

References

  1. Hyung Seok Kim, et al., "A Digital Fractional-N PLL With a PVT and Mismatch Insensitive TDC Utilizing Equivalent Time Sampling Technique," IEEE J. Solid-State Circuits, vol.48, no.7, pp.1721-1729, Jul. 2013. https://doi.org/10.1109/JSSC.2013.2253407
  2. P. Lu, A. Liscidini, and P. Andreani, "A 3.6 mW, 90 nm CMOS Gated-Vernier Time-to-Digital Converter With an Equivalent Resolution of 3.2 ps," IEEE J. Solid-State Circuits, vol.47, no.7, pp.1626-1635, Jul. 2012. https://doi.org/10.1109/JSSC.2012.2191676
  3. Kwang-Chun Choi, Min-Hyeong Kim, and Woo-Young Choi, "An Offset and Deadzone-Free Constant-Resolution Phase-to-Digital Converter for All-Digital PLLs," Journal of the Institute Electronics Engineers of Korea (IEEK), vol.50, no.2, pp.122-133, Feb. 2013 https://doi.org/10.5573/ieek.2013.50.2.122
  4. Hongjin Kim, SoYoung Kim, and Kang-Yoon Lee "A Low Power, Small Area Cyclic Time-to-Digital Converter in All-Digital PLL for DVB-S2 Application," Journal of Semiconductor Technology and Science, vol.13, no.2, pp.145-151, Apr. 2013. https://doi.org/10.5573/JSTS.2013.13.2.145
  5. D. Miyashita, et al., "An LDPC Decoder With Time-Domain Analog and Digital Mixed-Signal Processing," IEEE J. Solid-State Circuits, vol.49, no.1, pp.73-83, Jan. 2014. https://doi.org/10.1109/JSSC.2013.2284363
  6. P. Dudek, S. Szczepanski, and J. V. Hatfield, "A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line," IEEE J. Solid-State Circuits, vol. 35, no. 2, pp. 240-247, Feb. 2000. https://doi.org/10.1109/4.823449
  7. M Lee and Asad A. Abidi, "A 9b, 1.25ps Resolution Coarse-Fine Time-to-Digital Converter in 90nm CMOS that Amplifies a Time Residue," IEEE J. Solid-State Circuits, vol.43, no.4, pp.168-169, Apr. 2008.