참고문헌
- M. Mansour and N. Shanbhag, "High-throughput LDPC decoders," IEEE Trans. VLSI Systems, vol. 11, no. 6, pp. 976-996, Dec. 2003. https://doi.org/10.1109/TVLSI.2003.817545
- Z. Cui, Z. Wang, Y. Liu, "High-throughput layered LDPC decoding architecture," IEEE Trans. VLSI Systems, vol. 17, no. 4, pp. 582-587, Apr. 2009. https://doi.org/10.1109/TVLSI.2008.2005308
- J. Zhang, M Fossorier, "Shuffled Iterative Decoding", IEEE Trans. on Comm., vol. 53, no. 2, pp. 209-213, Feb. 2005. https://doi.org/10.1109/TCOMM.2004.841982
- D. Oh, K. Parhi, "Min-Sum decoder architecture with reduced word length for LDPC Codes", IEEE Trans. Circuits Syst. I, vol. 57, no. 1, pp. 105-115, Jan. 2010. https://doi.org/10.1109/TCSI.2009.2016171
- S. Kim, G. E. Sobelman, H. Lee "A Reduced-Complexity Architecture for LDPC Layered Decoding Schemes," IEEE Trans. on VLSI Systems, vol. 19, no. 6, pp. 1099-1103, Jun. 2011. https://doi.org/10.1109/TVLSI.2010.2043965
- L. Liu and C.-J. R. Shi, "Sliced message passing: High throughput over-lapped decoding of high-rate low-density parity-check codes," IEEE Trans. Circuits Syst. I, vol. 55, no. 11, pp. 3697-3710, Nov. 2008. https://doi.org/10.1109/TCSI.2008.926995
- H. Lee, S. Ajaz, "A High-Throughput QC-LDPC Decoder Architecture for Multi-Gigabit WPAN Systems," Journal of The Institute of Electronics Engineers of Korea Vol. 50, No. 2, pp. 105-113, Feb. 2013. https://doi.org/10.5573/ieek.2013.50.2.104
- L. Gianluigi, S. Song, L. Lan, Y. Zhang, S. Lin and W.E Ryan "Design of LDPC Codes: A Survey and New Results", J. of Communication Software and Systems, vol. 2, pp. 191-211, Sep. 2006.
- Y. Zhang, W.E. Ryan, "Structured IRA Codes: Performance Analysis and Construction", IEEE Trans. on Comm., vol. 55, no. 5, pp. 837-844, May 2007. https://doi.org/10.1109/TCOMM.2007.896139
- A. Darabiha,, A. C. Carusone,, F. R. Kschischang, "Block-Interlaced LDPC Decoders with Reduced Interconnect Complexity", IEEE Trans. Circuits Syst. II, Express Brief, vol.55, no. 1, pp. 74-78, Jan. 2008. https://doi.org/10.1109/TCSII.2007.905328
- C. Wey, M. Shieh, S. Lin, "Algorithms of Finding the First Two Minimum Values and Their Hardware Implementation", IEEE Trans. Circuits Syst. I, vol.55, no. 11, pp. 3430-3437, Dec. 2008. https://doi.org/10.1109/TCSI.2008.924892
- K. Zhang, X. Huang, Z. Wang, "High-throughput layered decoder implementation for quasi-cyclic LDPC codes", IEEE J. on Sel. Areas in Comm., vol. 27, no. 6, pp. 985-994, Aug. 2009. https://doi.org/10.1109/JSAC.2009.090816
- Y. Sun and J. R. Cavallaro, "A low power 1-Gbps reconfigurable LDPC decoder design for multiple 4G wireless standards," IEEE International SOC Conference, pp. 367-370, Sept. 2008.
- C. Roth, P. Meinerzhagen, C. Studer. and A. Burg, "A 15.8 pJ/bit/iter Quasi-Cyclic LDPC Decoder for IEEE 802.11n in 90 nm CMOS," IEEE Asian Solid State Circuits Conference, pp. 1-4, Nov. 2010.
- M. M. Mansour and N. R. Shanbhag, "A 640-Mb/s 2048-Bit Programmable LDPC Decoder Chip," IEEE Journal of Solid-State Circuits, vol. 41, pp. 684-698, Mar. 2006. https://doi.org/10.1109/JSSC.2005.864133
- J. R. Hauser, "Handbook of Semiconductor Manufacturing Technology," editor R. Doering and Y. Nishi, CRC Press, Bosa Roca, 2007, 2nd ed. 1-21.