DOI QR코드

DOI QR Code

A Design of a Tile-Based Rasterizer Using Varying Interpolator by Pixel Block Unit

Pixel Block 단위 Varying Interpolator를 적용한 타일기반 Rasterizer 설계

  • Received : 2014.09.03
  • Accepted : 2014.09.23
  • Published : 2014.09.30

Abstract

In this paper, we propose a rasterizer architecture using varying interpolator which process several pixels at a time. Proposed rasterizer is able to handle 16 pixel at a time and output the color of up to 64. It can reduce the redundancy of calculation by configuring a matrix transformation and matrix calculation for rasterization, and it can enhance the speed of rasterizer by increasing the reusability. As a result, proposed rasterizer has improve 11% in color interpolation, 17% in the processing speed of the rasterizer by comparing with conventional research.

본 논문은 Varying Interpolator를 개선하여 다수의 Pixel을 한 번에 처리할 수 있는 Rasterizer 구조를 제안한다. 설계한 Rasterizer의 Varying Interpolator는 한 번에 16 Pixel을 처리 할 수 있으며 최대 64개의 색상을 출력으로 가진다. 또한 Rasterizer의 연산을 행렬연산 및 행렬변환으로 구성하여 연산의 중복성을 줄이고 재사용성을 높여 Rasterizer의 처리 속도를 높였다. 제안하는 구조의 Rasterizer 는 기존의 연구와 비교하여 색상 보간은 11%, Rasterizer 전체 처리 속도는 17% 향상된 성능을 보였다.

Keywords

References

  1. Junseo Kim, "A Design of Tile based rendering for a Multi-Core GPU", Master's thesis, SeoKyeong University. Seoul, February 2012.
  2. Dong-Young Yeo, "A Design of a 3D Graphics pipeline based on Multi-core Processor", Master's thesis, SeoKyeong University. Seoul, February 2011.
  3. Imagination Technologies. "3D Graphical Processing(Tile Based Rendering the Future of 3D)," white paper. imagination Tech. Corp, 2000
  4. Macr Olano. Trey Greem. "Triangle scan conversion using 2D Homogeneous coordinates," Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware. pp89-95. Los Angeles. California. United States, August 1997.
  5. Chinh-Chieh Hsiao and Chung-ping Chung and Hui-Chin Yang, "A Herarchical Primitive Lists Structure for Tile-Based Rendering" Computational Science and Engineering, Vol2. pp. 408 Vancouver, BC. Aug 2009.
  6. James Blinn, "Jim Blinn's Corner: Calculating Screen Coverage", IEEE Computer Graphics & Applications, IEEE Computer Society, Los Alamitos, CA, May 1996
  7. Imagination Technologies. "3D Graphical Processing(Tile Based Rendering the Future of 3D)," white paper. imagination Tech. Corp., 2000.
  8. Jangseo Ku, "Design of a Rasterizer based on Parallel Processing Interpolation Algorithm for a Mobile GPU", Master's thesis, SeoKyeong University. Seoul, February 2013.
  9. Kwang-Yeob Lee, Chi-Yong Kim, "Implementation of Parallel Processing Interpolation Algorithm for Multicore GPU", Journal of IKEEE. Vol.16, No.4, 304-309, December 2012. https://doi.org/10.7471/ikeee.2012.16.4.304