과제정보
연구 과제 주관 기관 : 인천대학교
참고문헌
- M. Weiser, B. Welch, A.J. Demer, and S. Shenker, "Scheduling for Reduced CPU Energy," Proceedings of the 1st USENIX Conf. on Operating Systems Design and Implementation, pp.13-23, 1994.
- D. Brodowski, "Linux CPUFreq Governors," [Online]. Available: https://www.kernel.org/doc /Documentation/cpu-freq/governors.txt (retrieved 2014, Mar. 25)
- D. Marculescu, "On the Usage of Microarchitecture-driven Dynamic Voltage Scaling," Proceedings of the Workshop on Complexity-Effective Design, 2000.
- Q. Wu, M. Martonosi, D.W. Clark, V.J. Reddis, D. Connors, Y. Wu, J. Lee, and D. Brooks, "A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance," MICRO 38: Proceedings of the 38th Annual IEEE/ACM International Symposium on Microarchitecture, pp.271-282, 2005.
- C. Poellabauer, L. Singleton, and K. Schwan, "Feedback Based Dynamic Voltage and Frequency Scaling for Memory-bound Real-time Applications," Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium, pp.234-243, 2005.
- K. Choi, R. Soma, and M. Pedram, "Dynamic Voltage and Frequency Scaling Based on Workload Decomposition," Proceedings of the 2004 International Symposium on Low Power Electronics and Design, pp.174-179, 2004.
- K. Rajamani, H. Hanson, J. Rubio, S.Ghiasi, and F. Rawson, "Application-Aware Power Management," Proceedings of the IEEE Symposium on Workload Characterization, pp.39-48, 2006.
- V. Venkatachalam and M. Franz, "A New Way of Estimating Compute-boundedness and Its Application to Dynamic Voltage Scaling," International Journal of Embedded Systems, vol.3, nos.1/2, pp.17-30, 2007. https://doi.org/10.1504/IJES.2007.016030
- M.A. Laurenzano, M. Meswani, L. Carrington, A. Snavely, M.M. Tiki, S. Poole, "Reducing Energy Usage with Memory and Computation-aware Dynamic Frequency Scaling," Proceedings of the 17th International Conference of Parallel Processing, pp.79-90, 2011.
- R. Miftakhutdinov, E. Ebrahimi, and Y.N. Patt, "Predicting Performance Impact of DVFS for Realistic Memory Systems," Proceedings of the 45th Annual IEEE/ACM International Symposium on Microarchitecture, pp.155-165, 2012.
- ARM Limited (2012, Dec. 19), "PrimeCell Level 2 Cache Controller (PL310) Technical Reference Manual," [Online]. Available: http://infocenter.arm.com/help/topic/com.arm.doc.ddi0246c/DDI0246C_l2cc_pl310_r2p0_trm.pdf (retrieved 2014, Mar. 25)
- http://icl.cs.utk.edu/projects/llcbench/
- http://web2.clarkson.edu/class/cs644/isolation/index.html
- M. R. Hollander and P. V. Bolotoff, "RAMspeed, a cache and memory benchmarking tool," [Online]. Available: http://alasir.com/software/ramspeed/ (retrieved 2014, Mar. 25)
- http://www.webkit.org/perf/sunspider/sunspider.html
- Samsung Electronics, "DDR3 SDRAM Specification," Rev.1.4, Nov. 2011.
피인용 문헌
- Design and Implementation of Low-power Neuromodulation S/W based on MSP430 vol.53, pp.7, 2016, https://doi.org/10.5573/ieie.2016.53.7.110