JSTS:Journal of Semiconductor Technology and Science

  • 제14권3호
  • /
  • Pages.284-299
  • /
  • 2014
  • /
  • 1598-1657(pISSN)
  • /
  • 2233-4866(eISSN)
대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지
DOI QR코드

DOI QR Code

Energy-Efficient and High Performance CGRA-based Multi-Core Architecture

  • Kim, Yoonjin (Dept. of Computer Science, Sookmyung Women's University) ;
  • Kim, Heesun (Dept. of Computer Science, Sookmyung Women's University)
  • 투고 : 2013.11.24
  • 심사 : 2014.04.07
  • 발행 : 2014.06.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

Coarse-grained reconfigurable architecture (CGRA)-based multi-core architecture aims at achieving high performance by kernel level parallelism (KLP). However, the existing CGRA-based multi-core architectures suffer from much energy and performance bottleneck when trying to exploit the KLP because of poor resource utilization caused by insufficient flexibility. In this work, we propose a new ring-based sharing fabric (RSF) to boost their flexibility level for the efficient resource utilization focusing on the kernel-stream type of the KLP. In addition, based on the RSF, we introduce a novel inter-CGRA reconfiguration technique for the efficient pipelining of kernel-stream on CGRA-based multi-core architectures. Experimental results show that the proposed approaches improve performance by up to 50.62 times and reduce energy by up to 50.16% when compared with the conventional CGRA-based multi-core architectures.

키워드

참고문헌

  1. Reiner Hartenstein, "A decade of reconfigurable computing: a visionary retrospective," in Proc. of Design Automation and Test in Europe Conf., pp. 642-649, Mar. 2001.
  2. Aaron Wood, Adam Knight, Benjamin Ylvisaker, and Scott Hauck, "Multi-kernel floorplanning for enhanced CGRAs," in Proc. of IEEE Int. Conf. on Field-Programmable Logic and Application (FPL), pp. 157-164, Aug. 2012
  3. Minsoo Kim, Joon Ho Song, Do-Hyung Kim, and Shihwa Lee, "Hybrid Partitioned H.264 Full High Definition Decoder on Embedded Quad-core," in Proc. of IEEE Int. Conf. on Consumer Electronics (ICCE), pp. 279-280, Jan 2012.
  4. Kosuke Nishihara, Atsushi Hatabu, and Tatsuji Moriyoshi, "Parallelization of H.264 video decoder for embedded multicore processor," in Proc. of IEEE Int. Conf. on Multimedia and Expo, pp. 329-332, April 2008.
  5. Minsoo Kim, Joonho Song, Dohyung Kim, and Shihwa Lee, "H.264 decoder on embedded dual core with dynamically load-balanced functional partitioning," in Proc. of IEEE Int. Conf. on Image Processing (ICIP), pp. 3749-3752, Sept 2010.
  6. Seunghun Jin, Sang-Heon Lee, Moo-Kyoung Chung, Yeon-Gon Cho, and Soojung Ryu, "Implementation of a Volume Rendering on Coarse-grained Reconfigurable Multiprocessor," in Proc. of IEEE Int. Conf. on Field-Programmable Technology (FPT), pp. 243-246, Dec. 2012.
  7. Navneet Basutkar, Ho Yang, Peng Xue, Kitaek Bae, and Young-Hwan Park, "Software-Defined DVB-T2 Receiver Using Coarse-Grained Reconfigurable Array Processors," in Proc. of IEEE Int. Conf. on Consumer Electronics (ICCE), pp. 580-581, Jan. 2013.
  8. Karel H. G. Walters, Andre B. J. Kokkeler, Sabih H. Gerez, and Gerard J. M. Smit, "Low- Complexity Hyperspectral Image Compression on a Multi-tiled Architecture," in Proc. of IEEE NASA/ESA Conf. on Adaptive Hardware and Systems, pp. 330-335, July. 2009.
  9. Haitao Wei, Junqing Yu, Huafei Yu, Mingkang Qin, and Guang R. Gao, "Software Pipelining for Stream Programs on Resource Constrained Multicore Architectures," IEEE Trans. on Parallel and Distributed Systems, vol. 23, no. 12, pp. 2338-2350, Dec. 2012. https://doi.org/10.1109/TPDS.2012.41
  10. Wei Han, Ying Yi, Mark Muir, Ioannis Nousias, Tughrul Arslan, and Ahmet T. Erdogan, "Multicore Architectures with Dynamically Reconfigurable Array Processors for Wireless Broadband Technologies," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 12, pp. 1830-1843, Dec. 2009. https://doi.org/10.1109/TCAD.2009.2032361
  11. http://www.synopsys.com