DOI QR코드

DOI QR Code

FUNCTIONAL VERIFICATION OF A SAFETY CLASS CONTROLLER FOR NPPS USING A UVM REGISTER MODEL

  • Kim, Kyuchull (Dankook University, Dept. of Applied Computer Engineering)
  • Received : 2013.09.10
  • Accepted : 2013.12.30
  • Published : 2014.06.25

Abstract

A highly reliable safety class controller for NPPs (Nuclear Power Plants) is mandatory as even a minor malfunction can lead to disastrous consequences for people, the environment or the facility. In order to enhance the reliability of a safety class digital controller for NPPs, we employed a diversity approach, in which a PLC-type controller and a PLD-type controller are to be operated in parallel. We built and used structured testbenches based on the classes supported by UVM for functional verification of the PLD-type controller designed for NPPs. We incorporated a UVM register model into the testbenches in order to increase the controllability and the observability of the DUT(Device Under Test). With the increased testability, we could easily verify the datapaths between I/O ports and the register sets of the DUT, otherwise we had to perform black box tests for the datapaths, which is very cumbersome and time consuming. We were also able to perform constrained random verification very easily and systematically. From the study, we confirmed the various advantages of using the UVM register model in verification such as scalability, reusability and interoperability, and set some design guidelines for verification of the NPP controllers.

Keywords

References

  1. Patrick Salaun, Frederic Daumas, Thuy Nguyen, and Claude Esmenjaud, "FPGA/ASIC: A promising technology for future of I&C Systems in power industry," 6th American Nuclear Society International Topical Meeting on NPIC&HMIT, April, Knoxville, Tennessee, USA, 2009.
  2. Vyacheslav Kharchenko, "Experience of RPC <> is designing, manufacturing and implementation of FPGA-based NPP I&C systems," 1st Workshop on The Applications of Field-Programmable Gate Arrays in Nuclear Power Plants, October, Chatou, France, 2008.
  3. Bernard F. Dittman, "Regulatory Experience with a FPGA-based Digital I&C Review," 2nd Workshop on The Applications of Field-Programmable Gate Arrays in Nuclear Power Plants, September, Kirovagrad, Ukraine, 2009.
  4. Jingke She and Jin Jiang, "Application of FPGA to Shutdown system No. 1 in CANDO", 6th American Nuclear Society International Topical Meeting on NPIC&HMIT, April, Knoxville, Tennessee, USA, 2009.
  5. Chris Spear, "SystemVerilog for Verification: A Guide to Learning the Testbench Language Features," 2nd Edition, Springer, 2008.
  6. S. Surtherland, An Overview of SystemVerilog 3.1, Web : http://www.eetimes.com/ document.asp?doc_id=1277143.
  7. Verification Methodology Cookbooks Web: https://verificationacademy.com/cookbook/ Cookbook.
  8. Getting Started with OVM, Web: http://www.doulos.com/knowhow/sysverilog.