참고문헌
- C. M. Hung and K. K. O, "A fully integrated 1.5-V 5.5-GHz CMOS phase-locked loop," IEEE J. Solid-State Circuits, vol. 37, pp. 521-525, Apr. 2002. https://doi.org/10.1109/4.991390
- S. Pellerano, S. Laventino, C. Samori, and A. Lacaita, "A 13.5-mW 5-GHz frequency synthesizer with dynamic-logic frequency divider," IEEE J. Solid-State Circuits, vol. 39, pp. 378-383, Feb. 2004. https://doi.org/10.1109/JSSC.2003.821784
- W. B. Wilson, U. Moon, K. R. Lakshmikumar, and L. Dai, "A CMOS self-calibrating frequency synthesizer," IEEE J. Solid-State Circuits, vol. 35, pp. 1437-1444, Oct. 2000. https://doi.org/10.1109/4.871320
- C.-Y. Kuo, J.-Y. Chang, and S.-I. Liu, "A spur-reduction technique for a 5-GHz frequency synthesizer," IEEE Trans. Circuits Syst. I, vol. 53, pp. 526-533, Mar. 2006. https://doi.org/10.1109/TCSI.2005.858322
- Y. Sun and L. Siek, "A spur-reduction technique in a fully integrated CMOS frequency synthesizer for 5-GHz WLAN SOC," in SOC Dig. Tech Papers, Sep. 2007, pp. 113-116.
- X. Gao, E. Klumperink, G. Socci, M. Bohsali, and B. Nauta, "Spur reduction techniques for phase-locked loops exploting a sub-sampling phase detector," IEEE J. Solid-State Circuits, vol. 45, no. 9, pp. 1809-1821, Sept. 2010. https://doi.org/10.1109/JSSC.2010.2053094
- Z. Cao, Y. Li, and S. Yan, "A 0.4 ps-RMS-jitter 1-3 GHz ring-oscillator PLL using phase-noise preamplifiacation," IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 2079-2089, Sept. 2008. https://doi.org/10.1109/JSSC.2008.2001873
- K. J. Wang, A. Swaminathan, and I. Galton, "Spurious tone suppression techniques appiled to a wide-bandwidth 2.4 GHz fractional-N PLL," in ISSCC Dig. Tech. Papers, 2008, pp. 342-343.
- C.-F. Liang, S.-H. Chen, and S.-I. Liu, "A digital calibration technique for charge pimps in phase-locked systems," IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 390-398, Feb. 2008. https://doi.org/10.1109/JSSC.2007.914283
- M. M. Elsayed, M. Abdul-Latif, E. Sanchez-Sinecio, "A spur-frequency-boosting PLL with a-74 dBc reference-spur suppression in 90 nm digital CMOS," IEEE J. Solid-State Circuits, vol. 48, no. 9, pp. 2104-2117, Sept. 2013. https://doi.org/10.1109/JSSC.2013.2266865
- A. Rao, M. Mansour, G. Singh, C. Lim, R. Ahmed, and D. R. Johnson, "A 4-6.4 GHz LC PLL with adaptive bandwidth control for a forward clock link," IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 2099-2108, Sept. 2008. https://doi.org/10.1109/JSSC.2008.2001870
- S. Yun, H. Lee, K. Kim, and J. Kwon, "Differentially-tuned low-spur PLL using 65 nm CMOS process," Electronics Letters, 17th, March 2011, vol. 47, no. 6.
- boundary discontinuity criterion," IEEE Trans. Circuits and Systems for Video Tech., Vol. 8, no. 3, pp. 345-357, June 1998. https://doi.org/10.1109/76.678634