참고문헌
- G. E. Moore, "Cramming more components onto integrated circuits," Proceeding of the IEEE, vol. 86, no. 1, pp. 82-85, Jan. 1998.
- International Technology Roadmap for Semiconductors (ITRS). [Online]. Available: http://public.itrs.net
- X. Sun, Q. Lu, V. Moroz, et al., "Tri-gate bulk MOSFET design for CMOS scaling to the end of the roadmap," IEEE Electron Device Letters, vol. 29, no. 5, pp. 491-493, May 2008. https://doi.org/10.1109/LED.2008.919795
- M. J. M. Pelgrom, A. Duinmaijer, and A. Welbers, "Matching properties of MOS transistors," IEEE Journal of Solid-State Circuits, vol. 24, no. 5, pp. 1433-1440, Oct. 1989. https://doi.org/10.1109/JSSC.1989.572629
- K. J. Kuhn, "Reducing variation in advanced logic technologies: Approaches to process and design for manufacturability of nanoscale CMOS," in Proc. IEEE IEDM, Dec. 2007, pp. 471-474.
- A. Asenov, S. Kaya, and A. R. Brown, "Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness," IEEE Transactions on Electron Devices, vol. 50, no. 5, pp. 1254-1260, May 2003. https://doi.org/10.1109/TED.2003.813457
-
A. Asenov, "Random dopant induced threshold voltage lowering and fluctuations in sub-0.1
$\mu{m}$ MOSFETs: A 3-D "atomistic" simulation study," IEEE Transactions on Electron Devices, vol. 45, no. 12, pp. 2505-2513, Dec. 1998. https://doi.org/10.1109/16.735728 - A. R. Brown, G. Roy, and A. Asenov, "Poly-Si- Gate-related variability in decananometer MOSFETs with conventional architecture," IEEE Transactions on Electron Devices, vol. 54, no. 11, pp. 3056-3063, Nov. 2007. https://doi.org/10.1109/TED.2007.907802
- I. J. Park and C. Shin, "Effect of double-patterning and double-etching on the line-edge-roughness of multi-gate bulk MOSFETs," IEICE Electronics Express, vol. 10, no. 5, pp. 20130108, Mar. 2013. https://doi.org/10.1587/elex.10.20130108
- Y. Zhao, "Characterization of amorphous and crystalline rough surface: principles and applications," Academic Press, San Diego, 2001.
- C. Shin, N. Damrongplasit, X. Sun, and T.-J. K. Liu, "Quasi-planar bulk CMOS technology for 6-T SRAM at the 22-nm node," IEEE Transactions on Electron Devices, vol. 58, no. 7, pp. 1846-1854, Jul. 2011. https://doi.org/10.1109/TED.2011.2139213
- C. Shin, C. H. Tsai, M. H. Wu, et al., "Quasi-planar bulk CMOS technology for improved SRAM scalability," Solid-State Electronics, vol. 65-66, pp. 184-190, Nov.-Dec. 2011. https://doi.org/10.1016/j.sse.2011.06.022
- C. Shin, M. H. Cho, Y. Tsukamoto, et al., "Performance and area scaling benefits of FD-SOI technology for 6-T SRAM cells at the 22-nm node," IEEE Transactions on Electron Devices, vol. 57, no. 6, pp. 1301-1309, Jun. 2010. https://doi.org/10.1109/TED.2010.2046070
- C. Shin and I. J. Park, "Impact of using doublepatterning versus single patterning on threshold voltage (VTH) variation in quasi-planar tri-gate bulk MOSFETs," IEEE Electron Device Letters, vol. 34, no. 5, pp. 578-580, May 2013. https://doi.org/10.1109/LED.2013.2249653
- A. Asenov, "Simulation of statistical variability in nano MOSFETs," in Proc. VLSI Symp. Technol., Jun. 2007, pp. 86-87.
- R. H. Dennard, F. H. Gaensslen, V. L. Rideout, et al., "Design of ion-implanted MOSFET's with very small physical dimensions," IEEE Journal of Solid- State Circuits, vol. 9, no. 5, pp. 256-268, Oct. 1974. https://doi.org/10.1109/JSSC.1974.1050511
- K. Bernstein, D. J. Frank, A. E. Gattiker, et al., "High-performance CMOS variability in the 65-nm regime and beyond," IBM Journal of Research and Development, vol. 50, no. 4.5, pp. 433-449, Jul. 2006. https://doi.org/10.1147/rd.504.0433
-
H.-S. Wong and Y. Taur, "Three-dimensional "atomistic" simulation of discrete random dopant distribution effects in sub-0.1
${\mu}m$ MOSFETs," in Proc. IEEE IEDM, Dec. 1993, pp. 705-708. - Y. Li, S.-M. Yu, J.-R. Hwang, F.-L. Yang, "Discrete dopant fluctuations in 20-nm/15-nm-gate planar CMOS," IEEE Transactions on Electron Devices, vol. 55, no. 6, pp. 1449-1455, Jun. 2008. https://doi.org/10.1109/TED.2008.921991
- A. Asenov, G. Slavcheva, A. R. Brown, et al., "Increase in the random dopant induced threshold fluctuations and lowering in sub-100 nm MOSFETs due to quantum effects: a 3-D density-gradient simulation study," IEEE Transactions on Electron Devices, vol. 48, no. 4, pp. 722-729, Apr. 2001. https://doi.org/10.1109/16.915703
- C. Shin, X. Sun, and T.-J. K. Liu, "Study of random-dopant-fluctuation (RDF) effects on the trigate bulk MOSFETs," IEEE Transactions on Electron Devices, vol. 56, no. 7, pp. 1538-1542, Jul. 2009. https://doi.org/10.1109/TED.2009.2020321
- D. Reid, C. Millar, G. Roy, S. Roy, and A. Asenov, "Analysis of threshold voltage distribution due to random dopants: A 100,000-sample 3-D simulation study," IEEE Transactions on Electron Devices, vol. 56, no. 10, pp. 2255-2263, Oct. 2009. https://doi.org/10.1109/TED.2009.2027973
- C. Auth, C. Allen, A. Blattner, et al., "A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, selfaligned contacts and high density MIM capacitors," in Proc. VLSI Symp. Technol., Jun. 2012. pp. 131- 132.
- A. Khakifirooz, K. Cheng, T. Nagumo, et al., "Strain engineered extremely thin SOI (ETSOI) for high-performance CMOS," in Proc. VLSI Symp. Technol., Jun. 2012, pp. 117-118.
- H. F. Dadgour, K. Endo, V. K. De and K. Banerjee, "Grain-orientation induced work function variation in nanoscale metal-gate transistors - Part I: modeling, analysis, and experimental validation," IEEE Transactions on Electron Devices, vol. 57, no. 10, pp. 2504-2514, Oct. 2010. https://doi.org/10.1109/TED.2010.2063191
- X. Wang, A. R. Brown, N. M. Idris, et al., "Statistical threshold-voltage variability in scaled decananometer bulk HKMG MOSFETs: a fullscale 3-D simulation scaling study," IEEE Transactions on Electron Devices, vol. 58, no. 8, pp. 2293-2301, Aug. 2011. https://doi.org/10.1109/TED.2011.2149531
- H. Nam and C. Shin, "Comparative study in workfunction variation: Gaussian vs. Rayleigh distribution for grain size," IEICE Electronics Express, vol. 10, no. 9, pp. 20130109, May 2013. https://doi.org/10.1587/elex.10.20130109
- H. Nam and C. Shin, "Study of high-k/metal-gate work-function variation using Rayleigh distribution," IEEE Electron Device Letters, vol. 34, no. 4, pp. 532-535, Apr. 2013. https://doi.org/10.1109/LED.2013.2247376
- H. Nam and C. Shin, "Study of high-k/metal-gate work function variation in FinFET: the modified RGG concept," IEEE Electron Device Letters, vol. 34, no. 12, pp. 1560-1562, Dec. 2013. https://doi.org/10.1109/LED.2013.2287283
- K. Ohmori, T. Matsuki, D. Ishikawa, et al., "Impact of additional factors in threshold voltage variability of metal/high-k gate stacks and its reduction by controlling crystalline structure and grain size in the metal gates," in Proc. IEEE IEDM, Dec. 2008, pp. 409-412.
-
B. Ho, N. Xu, B. Wood, et al., "Segmented-channel
$Si_{1−x}Ge_x/Si$ pMOSFET for improved ION and reduced variability," in Proc. VLSI Symp. Technol., Jun. 2012, pp.167-168. -
B. Ho, N. Xu, B. Wood, et al., "Fabrication of
$Si_{1−x}Ge_x/Si$ pMOSFETs Using Corrugated Substrates for Improved ION and Reduced Layout- Width Dependence," IEEE Trans. Electron Devices, vol.60, no.1, pp.153-158, Jan. 2013. https://doi.org/10.1109/TED.2012.2230175 - H. Nam and C. Shin, "The design optimization and variation study of segmented-channel MOSFET using HfO2 or SiO2 trench isolation, " in Proc. IEEE VLSI-TSA, Apr. 2013, pp. 22-24.
- N. Sano, K. Matsuzawa, M. Mukai, and N. Nakayama, "Role of long-range and short-range coulomb potentials in threshold characteristics under discrete dopants in sub-0.1 um Si- MOSFETs," in Proc. IEEE IEDM, Dec. 2000, pp. 275-278.
- J. P. Colinge, C. W. Lee, A. Afzalian, et al., "Nanowire transistors without junctions," Nature Nanotechnology, vol 5, pp. 225-229, Mar. 2010. https://doi.org/10.1038/nnano.2010.15
- C. W. Lee, I. Ferain, A. Afzalian, et al., "Performance estimation of junctionless multigate transistors," Solid-State Electronics, vol. 54, issue 2, pp. 97-103, Feb. 2010. https://doi.org/10.1016/j.sse.2009.12.003
- C. H. Park, M. D. Ko, K. H. Kim, et al., "Electrical characteristics of 20-nm junctionless Si nanowire transistors," Solid-State Electronics, vol. 73, pp. 7- 10, Jul. 2012. https://doi.org/10.1016/j.sse.2011.11.032
- M. Aldegunde, A. Martinez, and J. R. Barker, "Study of discrete doping induced variability in junctionless nanowire MOSFETs using dissipative quantum transport simulations," IEEE Electron Device Lett., vol. 33, no. 2, pp. 194-196, Feb. 2012. https://doi.org/10.1109/LED.2011.2177634
- G. Leung and C. O. Chui, "Variability impact of random dopant fluctuation on nanoscale junctionless FinFETs," IEEE Electron Device Lett., vol. 33, no. 6, pp 767 - 769, Jun. 2012. https://doi.org/10.1109/LED.2012.2191931
- A. E. Carlson, "Device and circuit techniques for reducing variation in nanoscale SRAM," Ph. D. dissertation, Dept. EECS Univ. California Berkeley, Berkeley, CA, 2008.
- Z. Guo, A. Carlson, L.-T. Pang, K. Duong, T.-J. K. Liu, and B. Nikolic, " Large-scale SRAM variability characterization in 45 nm CMOS," IEEE J. Solid-State Circuits, vol. 44, no. 11, pp. 3174- 3192, Nov. 2009. https://doi.org/10.1109/JSSC.2009.2032698
피인용 문헌
- Asymmetric dual-k spacer trigate FinFET for enhanced analog/RF performance vol.15, pp.1, 2016, https://doi.org/10.1007/s10825-015-0769-y
- High-Speed Low-Power Junctionless Field-Effect Transistor with Ultra-Thin Poly-Si Channel for Sub-10-nm Technology Node vol.16, pp.2, 2016, https://doi.org/10.5573/JSTS.2016.16.2.159
- Impact of Interface Traps and Surface Roughness on the Device Performance of Stacked-Nanowire FETs vol.64, pp.10, 2017, https://doi.org/10.1109/TED.2017.2741979