DOI QR코드

DOI QR Code

낮은 온저항과 칩 효율화를 위한 Unified Trench Gate Power MOSFET의 설계에 관한 연구

Design of Unified Trench Gate Power MOSFET for Low on Resistance and Chip Efficiency

  • Kang, Ey-Goo (Department of Photovoltaic Engineering, Far East University)
  • 투고 : 2013.08.23
  • 심사 : 2013.09.23
  • 발행 : 2013.10.01

초록

Power MOSFET operate voltage-driven devices, design to control the large power switching device for power supply, converter, motor control, etc. We have optimal designed planar and trench gate power MOSFET for high breakdown voltage and low on resistance. When we have designed $6,580{\mu}m{\times}5,680{\mu}m$ of chip size and 20 A current, on resistance of trench gate power MOSFET was low than planar gate power MOSFET. The on state voltage of trench gate power MOSFET was improved from 4.35 V to 3.7 V. At the same time, we have designed unified field limit ring for trench gate power MOFET. It is Junction Termination Edge type. As a result, we have obtained chip shrink effect and low on resistance because conventional field limit ring was convert to unify.

키워드

참고문헌

  1. E. G. Kang and M. Y. Sung, J . KIEEME, 15, 758 (2002).
  2. T. J. Nam, H. S. Chung, and E. G. Kang, J . KIEEME, 24, 713 (2011).
  3. Malvino, A. Paul, Bates, and J. David, Electronic Principles (McGraw-Hill College, 2006)
  4. Gates and D. I. Earl, Introduction to Electronics 4/E Hardcover (Delmar, 2001)
  5. S. S. Kyoung, J. H. Seo, Y. H. Kim, J. S. Lee, E. G. Kang, and M. Y. Sung, J . KIEEME, 22, 12 (2009).
  6. H. S. Lee, E. G. Kang, A. R. Shin, H. H. Shin, and M. Y. Sung, KIEE, 7 (2006).
  7. W. H. Hayt, Jr. Engineer Ingelect Romagnetics-7/E (Mc Grawhill, 2005)