DOI QR코드

DOI QR Code

Design of an Analog Array using Enhancement of Electric Field on Floating Gate MOSFETs

부유게이트에 지역전계강화 효과를 이용한 아날로그 어레이 설계

  • Received : 2013.05.24
  • Accepted : 2013.08.23
  • Published : 2013.08.30

Abstract

An analog array with a 1.2 double poly floating gate transistor has been developed with a standard CMOS fabrication process. The programming of each cell by means of an efficient control circuit eliminates the unnecessary erasing operation which has been widely used in conventional analog memories. It is seen that the path of the signal for both the programming and the reading is almost exactly the same since just one comparator supports both operations. It helps to eliminate the effects of the amplifier input-offset voltage problem on the output voltage for the read operation. In the array, there is no pass transistor isolating a cell of interest from the adjacent cells in the array. Instead of the extra transistors, one extra bias voltage, Vmid, is employed. The experimental results from the memory shows that the resolution of the memory is equivalent to the information content of at least six digital cells. Programming/erasing of each cell is achieved with no detectable disturbance of adjacent cells. Finally, the unique shape of the injector structure in a EEPROM is adopted as a cell of analog array. It reduces the programming voltage below the transistor breakdown voltage without any special fabrication process.

1.2 더블 폴리 부유게이트 트랜지스터로 구성된 아날로그 메모리가 CMOS 표준공정에서 제작되었다. 효율적인 프로그래밍을 위해 일반적인 아날로그 메모리에서 사용되었던 불필요한 초기 소거 동작을 제거하였으며 프로그래밍과 읽기의 경로를 동일하게 가져감으로서 읽기 동작 시에 발생하는 증폭기의 DC 오프셋 문제를 근본적으로 제거하였다. 어레이의 구성에서 특정 셀을 주변의 다른 셀들로부터 격리시키는 패스 트랜지스터 대신에 Vmid라는 별도의 전압을 사용하였다. 실험 결과 아날로그 메모리가 디지털 메모리의 6비트에 해당하는 정밀도를 보였으며 프로그래밍 시에 선택되지 않은 주변의 셀들에 간섭 효과가 없는 것으로 확인되었다. 마지막으로, 아날로그 어레이를 구성하는 셀은 특이한 모양의 인젝터 구조를 가지고 있으며, 이것은 아날로그 메모리가 특별한 공정 없이도 트랜지스터의 breakdown 전압 아래에서 프로그래밍 되도록 하였다.

Keywords

References

  1. Sung-hwan Bae, Chang-ki Lee, "Multi-channel AD converters with high-resolution and low-speed", The Journal of the Korea Institute of Electronic Communication Sciences, Vol 3, No. 3, pp. 165-169, 2008.
  2. Seon-Keun Lee, Woo-Yeol Jeong "Design of the entropy processor using the memory stream allocation for the image processing", The Journal of the Korea Institute of Electronic Communication Sciences, Vol 7, No. 6, pp. 1017-1026, 2012.
  3. Francis Brake, "Customer activated multi-value card", United State Patent, patent No. US20050086167A1, Apr. 21, 2005.
  4. R. Simko, "Writable distributed non-volatile analog reference system and method for analog signal recoding and playback", United State Patent, patent No. US5126967, Jul. 30, 1992.
  5. Yong-Wook Park, "Characteristics of 3-Dimensional Integration Circuit Device," The Journal of the Korea Institute of Electronic Communication Sciences, Vol. 8, No. 1, pp. 99-104, 2013. https://doi.org/10.13067/JKIECS.2013.8.1.099
  6. M. Lenzlinger., "Fowler-Nordheim tunneling into thermally grown SiO2," J. Appl. Phys., Vol. 40, Issue 1, p. 278, 1969. https://doi.org/10.1063/1.1657043
  7. L. Faraone., "Characterization of Thermally Oxidized n+ Polycrystalline Silicon", IEEE Trans. on Electron Devices, Vol. ED-32, No. 3, pp. 577-583, 1985.
  8. A. Thomsen, "A floating-gate MOSFET with tunnelling injector fabricated using a standard double-polysilicon CMOS process", IEEE Electron Device Lett., Vol. 12, No. 3, pp. 111-113, 1991. https://doi.org/10.1109/55.75728
  9. R. B. Marcus., "The Oxidation of Shaped Silicon Surfaces", Journal of the electrochemical society, Vol. 129, No. 6, pp. 1278-1281, 1982. https://doi.org/10.1149/1.2124118