참고문헌
- B. W. Koo, et al., "A Single Amplifier-Based 12-bit 100MS/s 1V 19mW 0.13um CMOS ADC with Various Power and Area Minimized Circuit Techniques," IEICE Trans. on Electronics, vol. E94-C, no. 8, pp. 1282-1288, Aug. 2011. https://doi.org/10.1587/transele.E94.C.1282
- C. Jack, B. Lane, and H. S. Lee, "A zero-crossing based 12b 100MS/s pipeline ADC with decision boundary gap estimation calibration," in Symp. VLSI Circuits Dig. Tech. Papers, pp. 237-238, June 2010.
- Y. J. Kim, et al., "A 0.31pJ/conversion-step 12-bit 100MS/s 0.13um CMOS A/D converter for 3G communication system," IEICE Trans. on Electronics, vol. E92-C, no. 9, pp. 1194-1200, Sept. 2009. https://doi.org/10.1587/transele.E92.C.1194
- T. Ito, et al., "55mW 1.2V 12-bit 100-MSps pipelined ADCs for wireless receivers," in Proc. Eur. Solid-State Circuits Conf., pp. 540-543, Sept. 2006.
- A. Loloee, et al., "A 12b 80MSps Pipelined ADC Core with 190mW Consumption from 3V in 0.18um Digital CMOS," in Proc. European Solid-state Circuits Conference, pp. 467-470, Sept. 2002.
- Yan Zhu, et al., "A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 6, pp. 1111-1121, June 2010. https://doi.org/10.1109/JSSC.2010.2048498
- Chun C. Lee, and Michael P. Flynn, "A SAR-assisted two-stage pipeline ADC," IEEE J. Solid-State Circuits, vol. 46, no. 4, pp. 859-869, Apr. 2011. https://doi.org/10.1109/JSSC.2011.2108133
-
Yen-Chung Huang, and Tai-Cheng Lee, "A 0.02-
$mm^{2}$ 9-bit 50-MS/s cyclic ADC in 90-nm digital CMOS technology," IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 610-619, Mar. 2010. https://doi.org/10.1109/JSSC.2009.2039275 - D. Y. Chang et al., "A 1.2V programmable ADC for a multi-mode transceiver in 0.13um CMOS," in Proc. EuMIC, pp. 151-154, Oct. 2008.
- C. Myers, et al., "Low voltage high-SNR pipeline data converters," in Proc. NEWCAS, pp. 245-248, June 2004.
- Y. J. Kim, et al., "A 9.43-ENOB 160MS/s 1.2V 65nm CMOS ADC based on multi-stage amplifiers," in Proc. CICC, pp.271-274, Sept. 2009.
- R. Eschauzier, and J. Huijsing, "Frequency compensation technique for low-power operational amplifiers," Kluwer Academic Publisher, pp. 160-166, 1995.
- K. W. Hsuch, et al., "A 1V 11b 200MS/s pipelined ADC with digital background calibration in 65nm CMOS," in ISSCC Dig. Tech Papers, pp. 546-547, Feb. 2008.
- S. Devarajan, et al., "A 16-bit, 125MS/s, 385mW, 78.7dB SNR CMOS pipeline ADC," IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3305-3313, Dec. 2009. https://doi.org/10.1109/JSSC.2009.2032636
- T. J. An, et al., "10b 150MS/s 0.4mm2 45nm CMOS ADC Based on Process-Insensitive Amplifiers," Proc. ISCAS, pp. 361-364, May 2013.
- 이동석, 이명환, 권이기, 이승훈, "3G 통신 시스템 응용을 위한 0.31pJ/conv-step의 13비트 100MS/s 0.13um CMOS A/D 변환기," 대한전자공학회 논문지, 제46권, SD편, 제3호, pp.75-85, 2009년 3월.
- Mohammad M. Ahmadi, "A New Modeling and Optimization of Gain-Boosted Cascode Amplifier for High-Speed and Low-Voltage Applications," IEEE Transactions on Circuit and Systems II, vol. 53, no. 3, pp.169-173, Mar. 2006. https://doi.org/10.1109/TCSII.2005.858493
- Y. J. Cho, et al., "An 8b 220MS/s 0.25um CMOS pipeline ADC with on-chip RC-filter based voltage references," in Proc. Asia-Pacific Advanced System Integrated Circuits conf., pp. 90-93, Aug. 2004.
- 한재열, 김영주, 이승훈, "고화질 영상 시스템 응용을 위한 12비트 130MS/s 108mW 1.8mm2 0.18um CMOS A/D 변환기," 대한전자공학회 논문지, 제 45권, SD편, 제3호, pp.77-85, 2008년 3월.
- R. Wang, et al., "A 12-bit 110MS/s 4-stage Single-Opamp Pipelined SAR ADC with Ratio-Based GEC Technique," in Proc. European Solid-state Circuits Conference, pp. 265-268, Sept. 2012.
- T. N. Anderson, et al., "A cost-efficient high-speed 12-bit pipeline ADC in 0.18-um digital CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 7, pp. 1506-1513, July 2005. https://doi.org/10.1109/JSSC.2005.847519
- H. C. Choi, et al., "A 52mW 0.56mm2 1.2V 12b 120MS/s SHA-free dual-channel Nyquist ADC based on mid-code calibration," in Proc. ISCAS, pp. 9-12, May 2008.
- S. M. Yoo, et al., "A 3.0V 12b 120 MSample/s CMOS pipeline ADC," in Proc. ISCAS, pp. 1023-1026, May 2006.