Journal of the Institute of Electronics and Information Engineers (전자공학회논문지)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A 1.1V 12b 100MS/s 0.43㎟ ADC based on a low-voltage gain-boosting amplifier in a 45nm CMOS technology

45nm CMOS 공정기술에 최적화된 저전압용 이득-부스팅 증폭기 기반의 1.1V 12b 100MS/s 0.43㎟ ADC

  • Received : 2013.06.04
  • Published : 2013.07.25
Download PDF
⟨ Previous Next ⟩

Abstract

This work proposes a 12b 100MS/s 45nm CMOS four-step pipeline ADC for high-speed digital communication systems requiring high resolution, low power, and small size. The input SHA employs a gate-bootstrapping circuit to sample wide-band input signals with an accuracy of 12 bits or more. The input SHA and MDACs adopt two-stage op-amps with a gain-boosting technique to achieve the required DC gain and high signal swing range. In addition, cascode and Miller frequency-compensation techniques are selectively used for wide bandwidth and stable signal settling. The cascode current mirror minimizes current mismatch by channel length modulation and supply variation. The finger width of current mirrors and amplifiers is laid out in the same size to reduce device mismatch. The proposed supply- and temperature-insensitive current and voltage references are implemented on chip with optional off-chip reference voltages for various system applications. The prototype ADC in a 45nm CMOS demonstrates the measured DNL and INL within 0.88LSB and 1.46LSB, respectively. The ADC shows a maximum SNDR of 61.0dB and a maximum SFDR of 74.9dB at 100MS/s, respectively. The ADC with an active die area of $0.43mm^2$ consumes 29.8mW at 100MS/s and a 1.1V supply.

본 논문에서는 주로 고속 디지털 통신시스템 응용을 위해 고해상도, 저전력 및 소면적을 동시에 만족하는 45nm CMOS 공정으로 제작된 4단 파이프라인 구조의 12비트 100MS/s ADC를 제안한다. 입력단 SHA 회로에는 높은 입력 주파수를 가진 신호가 인가되어도 12비트 이상의 정확도로 샘플링할 수 있도록 게이트-부트스트래핑 회로가 사용된다. 입력단 SHA 및 MDAC 증폭기는 요구되는 DC 이득 및 높은 신호스윙을 얻기 위해 이득-부스팅 구조의 2단 증폭기를 사용하며, 넓은 대역폭과 안정적인 신호정착을 위해 캐스코드 및 Miller 주파수 보상기법을 선택적으로 적용하였다. 채널길이 변조현상 및 전원전압 변화에 의한 전류 부정합을 최소화하기 위하여 캐스코드 전류 반복기를 사용하며, 소자의 부정합을 최소화하기 위하여 전류 반복기와 증폭기의 단위 넓이를 통일하여 소자를 레이아웃 하였다. 또한, 제안하는 ADC에는 전원전압 및 온도 변화에 덜 민감한 저전력 기준 전류 및 전압 발생기를 온-칩으로 집적하는 동시에 외부에서도 인가할 수 있도록 하여 다양한 시스템에 응용이 가능하도록 하였다. 제안하는 시제품 ADC는 45nm CMOS 공정으로 제작되었으며 측정된 DNL 및 INL은 각각 최대 0.88LSB, 1.46LSB의 값을 가지며, 동적성능은 100MS/s의 동작속도에서 각각 최대 61.0dB의 SNDR과 74.9dB의 SFDR을 보여준다. 시제품 ADC의 면적은 $0.43mm^2$ 이며 전력소모는 1.1V 전원전압 및 100MS/s 동작속도에서 29.8mW이다.

Keywords

References

  1. B. W. Koo, et al., "A Single Amplifier-Based 12-bit 100MS/s 1V 19mW 0.13um CMOS ADC with Various Power and Area Minimized Circuit Techniques," IEICE Trans. on Electronics, vol. E94-C, no. 8, pp. 1282-1288, Aug. 2011. https://doi.org/10.1587/transele.E94.C.1282
  2. C. Jack, B. Lane, and H. S. Lee, "A zero-crossing based 12b 100MS/s pipeline ADC with decision boundary gap estimation calibration," in Symp. VLSI Circuits Dig. Tech. Papers, pp. 237-238, June 2010.
  3. Y. J. Kim, et al., "A 0.31pJ/conversion-step 12-bit 100MS/s 0.13um CMOS A/D converter for 3G communication system," IEICE Trans. on Electronics, vol. E92-C, no. 9, pp. 1194-1200, Sept. 2009. https://doi.org/10.1587/transele.E92.C.1194
  4. T. Ito, et al., "55mW 1.2V 12-bit 100-MSps pipelined ADCs for wireless receivers," in Proc. Eur. Solid-State Circuits Conf., pp. 540-543, Sept. 2006.
  5. A. Loloee, et al., "A 12b 80MSps Pipelined ADC Core with 190mW Consumption from 3V in 0.18um Digital CMOS," in Proc. European Solid-state Circuits Conference, pp. 467-470, Sept. 2002.
  6. Yan Zhu, et al., "A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 6, pp. 1111-1121, June 2010. https://doi.org/10.1109/JSSC.2010.2048498
  7. Chun C. Lee, and Michael P. Flynn, "A SAR-assisted two-stage pipeline ADC," IEEE J. Solid-State Circuits, vol. 46, no. 4, pp. 859-869, Apr. 2011. https://doi.org/10.1109/JSSC.2011.2108133
  8. Yen-Chung Huang, and Tai-Cheng Lee, "A 0.02-$mm^{2}$ 9-bit 50-MS/s cyclic ADC in 90-nm digital CMOS technology," IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 610-619, Mar. 2010. https://doi.org/10.1109/JSSC.2009.2039275
  9. D. Y. Chang et al., "A 1.2V programmable ADC for a multi-mode transceiver in 0.13um CMOS," in Proc. EuMIC, pp. 151-154, Oct. 2008.
  10. C. Myers, et al., "Low voltage high-SNR pipeline data converters," in Proc. NEWCAS, pp. 245-248, June 2004.
  11. Y. J. Kim, et al., "A 9.43-ENOB 160MS/s 1.2V 65nm CMOS ADC based on multi-stage amplifiers," in Proc. CICC, pp.271-274, Sept. 2009.
  12. R. Eschauzier, and J. Huijsing, "Frequency compensation technique for low-power operational amplifiers," Kluwer Academic Publisher, pp. 160-166, 1995.
  13. K. W. Hsuch, et al., "A 1V 11b 200MS/s pipelined ADC with digital background calibration in 65nm CMOS," in ISSCC Dig. Tech Papers, pp. 546-547, Feb. 2008.
  14. S. Devarajan, et al., "A 16-bit, 125MS/s, 385mW, 78.7dB SNR CMOS pipeline ADC," IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3305-3313, Dec. 2009. https://doi.org/10.1109/JSSC.2009.2032636
  15. T. J. An, et al., "10b 150MS/s 0.4mm2 45nm CMOS ADC Based on Process-Insensitive Amplifiers," Proc. ISCAS, pp. 361-364, May 2013.
  16. 이동석, 이명환, 권이기, 이승훈, "3G 통신 시스템 응용을 위한 0.31pJ/conv-step의 13비트 100MS/s 0.13um CMOS A/D 변환기," 대한전자공학회 논문지, 제46권, SD편, 제3호, pp.75-85, 2009년 3월.
  17. Mohammad M. Ahmadi, "A New Modeling and Optimization of Gain-Boosted Cascode Amplifier for High-Speed and Low-Voltage Applications," IEEE Transactions on Circuit and Systems II, vol. 53, no. 3, pp.169-173, Mar. 2006. https://doi.org/10.1109/TCSII.2005.858493
  18. Y. J. Cho, et al., "An 8b 220MS/s 0.25um CMOS pipeline ADC with on-chip RC-filter based voltage references," in Proc. Asia-Pacific Advanced System Integrated Circuits conf., pp. 90-93, Aug. 2004.
  19. 한재열, 김영주, 이승훈, "고화질 영상 시스템 응용을 위한 12비트 130MS/s 108mW 1.8mm2 0.18um CMOS A/D 변환기," 대한전자공학회 논문지, 제 45권, SD편, 제3호, pp.77-85, 2008년 3월.
  20. R. Wang, et al., "A 12-bit 110MS/s 4-stage Single-Opamp Pipelined SAR ADC with Ratio-Based GEC Technique," in Proc. European Solid-state Circuits Conference, pp. 265-268, Sept. 2012.
  21. T. N. Anderson, et al., "A cost-efficient high-speed 12-bit pipeline ADC in 0.18-um digital CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 7, pp. 1506-1513, July 2005. https://doi.org/10.1109/JSSC.2005.847519
  22. H. C. Choi, et al., "A 52mW 0.56mm2 1.2V 12b 120MS/s SHA-free dual-channel Nyquist ADC based on mid-code calibration," in Proc. ISCAS, pp. 9-12, May 2008.
  23. S. M. Yoo, et al., "A 3.0V 12b 120 MSample/s CMOS pipeline ADC," in Proc. ISCAS, pp. 1023-1026, May 2006.