DOI QR코드

DOI QR Code

The Analysis of Total Ionizing Dose Effects on Analog-to-Digital Converter for Space Application

우주용 ADC의 누적방사선량 영향 분석

  • Kim, Tae-Hyo (Department of Electrical Engineering, Korea Advanced Institute of Science and Technology) ;
  • Lee, Hee-Chul (Department of Electrical Engineering, Korea Advanced Institute of Science and Technology)
  • 김태효 (한국과학기술원 전기 및 전자공학과) ;
  • 이희철 (한국과학기술원 전기 및 전자공학과)
  • Received : 2013.01.24
  • Published : 2013.06.25

Abstract

In this paper, 6bit SAR ADC tolerant to ionizing radiation is presented. Radiation tolerance is achieved by using the Dummy Gate Assisted (DGA) MOSFET which was proposed to suppress the leakage current induced by ionizing radiation and its comparing sample is designed with the conventional MOSFET. The designed ADC consists of binary capacitor DAC, dynamic latch comparator, and digital logic and was fabricated using a standard 0.35um CMOS process. Irradiation was performed by Co-60 gamma ray. After the irradiation, ADC designed with the conventional MOSFET did not operate properly. On the contrary, ADC designed with the DGA MOSFET showed a little parametric degradation of which DNL was increased from 0.7LSB to 2.0LSB and INL was increased from 1.8LSB to 3.2LSB. In spite of its parametric degradation, analog to digital conversion in the ADC with DGA MOSFET was found to be possible.

본 논문에서는 본 연구실에서 제안된 Dummy Gate Assisted MOSFET을 이용하여 6bit SAR (Successive Approximation Register) ADC를 설계하였으며 이에 대한 대조군으로 Conventional MOSFET으로 동일한 회로를 설계하여 두 회로의 Co-60 Gamma Ray에 의한 누적방사선 영향을 비교 분석해 보았다. 설계된 SAR ADC는 Binary Capacitor DAC과 Dynamic Latch 형태의 Comparator 그리고 Logic으로 구성이 되었으며, 0.35um standard CMOS공정으로 제작되었다. 방사선 조사 후 Conventional MOSFET을 이용한 ADC는 정상동작하지 못하였지만, Dummy Gate Assisted MOSFET을 사용한 ADC는 방사선 조사 후 DNL은 0.7LSB에서 2.0LSB, INL은 1.8LSB에서 3.2LSB로 다소 증가하였으나 정상적인 A/D 변환이 가능하다는 것을 확인하였다.

Keywords

References

  1. 2012 IEEE Nuclear and Space Radiation Effects Conference Short Course Notebook
  2. Sang-Hyun Cho, "A 550-uW 10-b 40-MS/s SAR ADC With Multistep Addition-Only Digital Error Correction" IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 46, NO. 8, AUGUST 2011
  3. Min Su Lee, Tae Hyo Kim, and Hee Chul Lee, "Effects of a Leakage Current Blocking p+ Layer on a Dummy Gate-Assisted N-MOSFET Layout for Total Ionizing Dose Mitigation", IEEE NSREC, Miami USA (Jul. 2012)
  4. T. R. Oldham, "Total Ionizing Dose Effects in MOS Oxides and Devices" IEEE Trans on Nuclei Sci, VOL. 50, NO. 3, JUNE 2003
  5. D. M. Fleetwood, "Total-Dose Radiation Hardness Assurance" IEEE Trans on Nuclei Sci, VOL. 50, NO. 3, JUNE 2003
  6. C. I. Lee et al, "Total Ionizing Dose Effects on High Resolution (12-14bit) Analog-to-Digtal Converters" IEEE Trans on Nuclei Sci VOL. 41, NO. 6, DECEMBER 1994
  7. M. Burns and G.W. Roberts, An introduction to Mixed-Signal IC test and measurement. Oxford, U.K.: Oxford Univ. Press, 2001.
  8. Walter J. Snoeys, "A New NMOS Layout Structure for Radiation Tolerance", IEEE Trans on Nuclei Sci, VOL. 49, NO. 4, AUGUST 2002
  9. H. S. Kim, "Total Ionizing Dose Eects in MOS Devices for Dierent Radiation Sources", JKPS, Vol. 45, Dec 2004, pp. S820-S823