DOI QR코드

DOI QR Code

A Study on the Low Power Algorithm for a Task

태스크에 따른 저전력 알고리즘에 관한 연구

  • 김재진 (강동대학교 신재생에너지과)
  • Received : 2013.02.26
  • Accepted : 2013.03.25
  • Published : 2013.03.31

Abstract

In this paper, we proposed low power algorithm for a task. The task means the inside of a necessary processor and external resources to work accomplishment of a system. Each task analyzes a life time and a number of called for implement a low power circuit. First of all, reduce power consumption of a task have maximum power consumption for low power circuit implementation. Therefore, first selecting a task had maximum power consumption. The task had a maximum power consumption ranking consider a life time and a number of called for each task. While a life time of task is long, top priority ranking to decrease power consumption to the task that the number of call generates the power consumption how a disguise is large in case of a lot of task becomes. Frequency decision to have minimum power consumption, and decrease power consumption all the circuit by a change of frequency of the task which the minimum task that a wasting past record is the maximum becomes. Also, keep continuously minimum power consumption, with every effort task until last life time in opening life time, and decrease gets total power consumption. Experiments results show reduction in the power consumption by 5.43% comparing with that [7] algorithm.

본 논문에서는 태스크에 따른 저전력 알고리즘을 제안하였다. 태스크는 시스템의 작업 수행에 필요한 프로세서의 내부와 외부의 자원을 의미한다. 태스크에 따라 저전력 회로를 구현하기 위해서는 각각의 태스크에 대한 생존시간과 호출횟수를 분석한다. 회로 전체의 소모 전력을 감소하기위해서는 소모 전력이 가장 높은 태스크의 소모 전력을 우선 줄여 저전력 회로를 구현할 수 있다. 따라서 소모 전력이 최대인 태스크를 우선 선별하여야 한다. 소모 전력이 최대인 태스크는 태스크의 생존시간과 호출횟수를 고려하여 순위를 선정한다. 태스크의 생존시간이 길면서 호출횟수가 많은 태스크의 경우 가장 큰 소모 전력을 발생시키는 태스크이므로 소모 전력을 감소시킬 최우선 순위가 된다. 소모 전력이 최대인 태스크로부터 생존 시간과 호출횟수를 이용하여 저전력 회로로 구현하기 위한 주파수를 결정하여 회로 전체의 소모 전력을 감소시킨다. 또한, 생존 시작 시간에서 생존 마지막 시간까지 계속해서 최소의 소모 전력으로 태스크를 유지시켜 전체 소모 전력을 감소시킨다. 실험 결과 [7] 알고리즘에 비해 5.43%의 전력 소모가 감소된 결과를 나타내었다.

Keywords

References

  1. A. Chandrakasan, R. Brodersen, "Low power digital CMOS design," Kluwer Academic Publishers, 1995.
  2. Qing Wu, Massoud Pedram, Xunwei Wu, "Clock-Gating and Its Application to Low Power Design of Sequential Circuits," IEEE Custom Interated Circuits Conference, pp.479-482, 1997.
  3. D. Garrett, M. Stan, and A. Dean, "Challenges in clock gating for a low-power ASIC methodology, " in Proc. ISLPED, San Diego, CA, pp. 176-181, August, 1999
  4. T.Mudge, "power:a first-class architectural design constraint, " IEEE COMPUT., vol. 34, no. 4, p.52-58, April, 2001
  5. Pietro Babighian, Enrico Macii, "A Scalable Algorithm for RTL Insertion of Gated Clocks Based on ODCs Computation, " IEEE transactions on Computer-Aided Design of Integrated Circuits And Systems, vol.24, no. 1, pp.29-42, Jaunuary 2005 https://doi.org/10.1109/TCAD.2004.839489
  6. Padamnabhan Pillai, Kang G. Shin, "Real time Dynamic voltage scaling for low power embedded operating system", In Proceeding of the 18th ACM symposium on Operating System Principles(SOSP-01), pp.89-102, 2001
  7. Kim. Jae Jin, Kang. Jin Gu, Hur. Hwa Ra, Yun. Choong Mo," A Frequency Selection Algorithm for Power Consumption Minimization of Processor in Mobile System", The Journal of Korea Society of Digital Industry and Information Management, vol. 4, No.1, pp. 9-16, 2008
  8. Kim. Jae Jin, "A Study of Low Power Algorithm for a Task under the Time Constraint", The Journal of Korea Institute of Information Technology, vol. 7, No. 6, pp. 27-34, 2009
  9. Youn. Choong Mo, Kim. Jae Jin, "A study of FPGA Algorithm for consider the Power Consumption", Journal of Digital Contents Society, vol. 13, No. 1, pp.37-41, 2012 https://doi.org/10.9728/dcs.2012.13.1.037

Cited by

  1. A Study for Promotion Strategies of the Smart Grid in Convergence technology vol.15, pp.4, 2014, https://doi.org/10.9728/dcs.2014.15.4.513
  2. Implementation of the automatic standby power blocking socket outlet having a blocking power threshold per electronic device by the smart machine vol.15, pp.4, 2014, https://doi.org/10.9728/dcs.2014.15.4.481