KSII Transactions on Internet and Information Systems (TIIS)

Korean Society for Internet Information (한국인터넷정보학회)
권호 표지
DOI QR코드

DOI QR Code

Parallelizing H.264 and AES Collectively

  • Kim, Heegon (Dept. of Computer and Information Science, Korea University) ;
  • Lee, Sungju (Dept. of Computer and Information Science, Korea University) ;
  • Chung, Yongwha (Dept. of Computer and Information Science, Korea University) ;
  • Pan, Sung Bum (Dept. of Control, Instrumentation and Robot Engineering, Chosun University)
  • Received : 2013.04.15
  • Accepted : 2013.09.05
  • Published : 2013.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

Many applications can be parallelized by using multicore platforms. We propose a load-balancing technique for parallelizing a whole application, whose first module (H.264) has data independency and whose second module (AES) has data dependency. Instead of distributing the first module symmetrically over the multi-core platform, we distribute the data-independent workload asymmetrically in order to start the data-dependent workload as early as possible. Based on the experimental results with a compression/encryption application, we confirm that the asymmetric load balancing can provide better performance than the typical symmetric load balancing.

Keywords

References

  1. J. Held, J. Bautista, and S. Koehl, "From a Few Cores to Many: A Tera-Scale Computing Research Overview," Intel White Paper, pp.1-12, January 1, 2006. http://citeseerx.ist.psu.edu/viewdoc/summary-doi=10.1.1.114.4764
  2. K. Asanovic, R. Bodik, B. Catanzaro, J. Gebis, P. Husbands, K. Keutzer, D. Patterson, W. Plishker, J. Shalf, S. Williams, and A. Yelick, "The Landscape of Parallel Computing Research: A View from Berkeley," Technical Report, No. UCB/EECS-2006-183, pp.1-54, December 18, 2006. http://citeseerx.ist.psu.edu/viewdoc/summary-doi=10.1.1.227.1678
  3. S. Borkar, "Thousand Core Chips: A Technology Perspective," in Proc. of 44th Design Automation Conf., pp. 746-749, June 4-8, 2007.
  4. M. Levy and T. Conte, "Embedded Multicore Processors and Systems," IEEE Micro, vol. 29, no. 3, pp. 7-9, May-June, 2009.
  5. K. Sihn, H. Baik, J. Kim, S. Bae, and J. Song, "Novel Approaches to Parallel H.264 Decoder on Symmetric Multicore Systems," in Proc. of Int. Conf. on Acoustics, Speech, and Signal Processing, pp. 2017-2020, April 19-24, 2009.
  6. I. Ahmad, Y. He, and M. Liou, "Video Compression with Parallel Processing," Parallel Computing, vol. 28, no. 7-8, pp. 1039-1078, August, 2002. https://doi.org/10.1016/S0167-8191(02)00100-X
  7. E. Cristofaro, A. Durnssel, and I. Aad, "Reclaiming Privacy for Smartphone Applications," in Proc. of IEEE Int. Conf. on Pervasive Computing and Communication, pp. 84-92, March 21-25, 2011.
  8. G. Amdahl, "Validity of the Single-Processor Approach to Achieving Large-Scale Computing Capabilities," in Proc. of the American Federation of Information Processing Societies 1967 Spring Joint Computer Conf., pp. 483-485, April 18-20, 1967.
  9. J. Gustafson, "Reevaluating Amdahl's Law," Comm. of the ACM, vol. 31, no. 5, pp. 532-533, May, 1988. https://doi.org/10.1145/42411.42415
  10. J. Hennessy and D. Patterson, Computer Architecture, Elsevier, Amsterdam, 2006. http://textbooks.elsevier.com/web/product_details.aspx-isbn=9780123838728
  11. M. Hill and M. Marty, "Amdahl's Law in the Multicore Era," IEEE Computer, vol. 41, no. 7, pp. 33-38, July, 2008.
  12. T. Wiegand, H. Sillivan, G. Bjontegaard, and A. Luthra, "Overview of the H.264/AVC Video Coding Standard," IEEE Transactions on Circuits and Systems for Video Technology, vol. 13, no. 7, pp. 560-576, July, 2003. https://doi.org/10.1109/TCSVT.2003.815165
  13. U.S. National Institute of Standards and Technology, "The Advanced Encryption Standard," Federal Information Processing Standard Publication 197, pp. 1-47, November 26, 2001. http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf
  14. A. Rodriguez, A. Gonzalez, and M. Malumbres, "Hierarchical Parallelization of an H.264/AVC Video Encoder," in Proc. of Int. Symposium on Parallel Computing in Electrical Engineering, pp. 363-368, September 13-17, 2006.
  15. C. Bienia, S. Kumar, J. Singh, and K. Li, "The PARSEC Benchmark Suite: Characterization and Architectural Implications," in Proc. of Int. Conf. on Parallel Architectures and Compilation Techniques, pp. 72-81, October 25-29, 2008.
  16. D. Butenhof, Programming with POSIX threads, Addison-Wesley, Boston, 1997. http://dl.acm.org/citation.cfm-id=263953
  17. S. Akhter and J. Roberts, Multi-Core Programming - Increasing Performance through Software Multi-Threading, Intel Press, Hillsboro, 2006. http://noggin.intel.com/intelpress/categories/books/multi-core-programming
  18. M. Kim, S. Han, Y. Cui, H. Lee, and C. Jeong, "A Hadoop-based Multimedia Transcoding System for Processing Social Media in the PaaS Platform of SMCCSE," KSII Transactions on Internet and Information Systems, vol. 6, no. 11, pp. 2827-2848, November, 2012.
  19. J. Diaz, C. Munoz-Caro, and A. Nino, "A Survey of Parallel Programming Models and Tools in the Multi and Many-Core Era," IEEE Transactions on Parallel and Distributed Systems, vol. 23, no. 8, pp. 1369-1386, August, 2012. https://doi.org/10.1109/TPDS.2011.308

Cited by

  1. Fast Video Encryption Using the H.264 Error Propagation Property for Smart Mobile Devices vol.15, pp.4, 2013, https://doi.org/10.3390/s150407953